I am using an outline layer in PCB. It complains of DRC violations when the outline is too close to vias. Is it possible to get it to skip DRC on these?
_______________________________________________ geda-user mailing list geda-user@moria.seul.org http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
