----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/1002/#review2058 -----------------------------------------------------------
configs/common/FSConfig.py <http://reviews.gem5.org/r/1002/#comment2545> Yea, this is confusing... it's the bus's default master port, but the thing you hook up is the default slave device. I would prefer to leave this as 'default' and fix the keyword collision elsewhere (see below). src/python/m5/params.py <http://reviews.gem5.org/r/1002/#comment2546> I'm not too fond of just using the bare port name here, as there is still potential for name/keyword conflicts beyond 'default', plus it's not as meaningful a name as it could be. Why not something like 'port_${{self.name}}_connection_count'? Also, do you envision passing more than the connection count eventually? If so, it might be worth putting a struct here even if it only contains an int for now. - Steve Reinhardt On Jan. 18, 2012, 2:33 a.m., Andreas Hansson wrote: > > ----------------------------------------------------------- > This is an automatically generated e-mail. To reply, visit: > http://reviews.gem5.org/r/1002/ > ----------------------------------------------------------- > > (Updated Jan. 18, 2012, 2:33 a.m.) > > > Review request for Default. > > > Description > ------- > > MEM: Pass the ports from Python to C++ using the Swig params > > This patch adds basic information about the ports in the parameter > classes to be passed from the Python world to the corresponding C++ > object. Currently, the only information passed is the number of > connected peers, which for a Port is either 0 or 1, and for a > VectorPort reflects the size of the VectorPort. The default port of > the bus had to be renamed to avoid using the name "default" as a field > in the parameter class. It is possible to extend the Swig'ed > information further and add e.g. a pair with a description and size. > > > Diffs > ----- > > configs/common/FSConfig.py 03e09db82c80 > src/dev/alpha/Tsunami.py 03e09db82c80 > src/dev/arm/RealView.py 03e09db82c80 > src/dev/x86/Pc.py 03e09db82c80 > src/mem/Bus.py 03e09db82c80 > src/mem/bus.cc 03e09db82c80 > src/python/m5/SimObject.py 03e09db82c80 > src/python/m5/params.py 03e09db82c80 > > Diff: http://reviews.gem5.org/r/1002/diff/diff > > > Testing > ------- > > util/regress all passing (disregarding t1000 and eio) > > > Thanks, > > Andreas Hansson > > _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
