----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/1221/ -----------------------------------------------------------
(Updated Aug. 1, 2012, 11:22 a.m.) Review request for Default. Summary (updated) ----------------- O3,ARM: fix some problems with drain/switchout functionality and add Drain DPRINTFs Description (updated) ------- Changeset 9138:e5c0f84f981d --------------------------- O3,ARM: fix some problems with drain/switchout functionality and add Drain DPRINTFs This patch fixes some problems with the drain/switchout functionality for the O3 cpu and for the ARM ISA and adds some useful debug print statements. This is an incremental fix as there are still a few bugs/mem leaks with the switchout code. Particularly when switching from an O3CPU to a TimingSimpleCPU. However, when switching from O3 to O3 cores with the ARM ISA I haven't encountered any more assertion failures; now the kernel will typically panic inside of simulation. Diffs (updated) ----- src/arch/arm/table_walker.hh d164268bc35c5f477b371a828ee4d47448bfb4b3 src/arch/arm/table_walker.cc d164268bc35c5f477b371a828ee4d47448bfb4b3 src/cpu/base.cc d164268bc35c5f477b371a828ee4d47448bfb4b3 src/cpu/o3/commit_impl.hh d164268bc35c5f477b371a828ee4d47448bfb4b3 src/cpu/o3/cpu.cc d164268bc35c5f477b371a828ee4d47448bfb4b3 src/cpu/o3/fetch_impl.hh d164268bc35c5f477b371a828ee4d47448bfb4b3 src/cpu/simple/timing.cc d164268bc35c5f477b371a828ee4d47448bfb4b3 src/dev/copy_engine.cc d164268bc35c5f477b371a828ee4d47448bfb4b3 src/dev/dma_device.cc d164268bc35c5f477b371a828ee4d47448bfb4b3 src/dev/i8254xGBe.cc d164268bc35c5f477b371a828ee4d47448bfb4b3 src/mem/bus.cc d164268bc35c5f477b371a828ee4d47448bfb4b3 src/mem/cache/base.cc d164268bc35c5f477b371a828ee4d47448bfb4b3 src/mem/packet_queue.cc d164268bc35c5f477b371a828ee4d47448bfb4b3 src/mem/port.hh d164268bc35c5f477b371a828ee4d47448bfb4b3 src/mem/port.cc d164268bc35c5f477b371a828ee4d47448bfb4b3 src/mem/ruby/system/RubyPort.cc d164268bc35c5f477b371a828ee4d47448bfb4b3 src/python/m5/simulate.py d164268bc35c5f477b371a828ee4d47448bfb4b3 src/sim/SConscript d164268bc35c5f477b371a828ee4d47448bfb4b3 Diff: http://reviews.gem5.org/r/1221/diff/ Testing ------- Thanks, Anthony Gutierrez _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
