-----------------------------------------------------------
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/2313/#review5487
-----------------------------------------------------------



src/arch/arm/pseudo_inst.cc
<http://reviews.gem5.org/r/2313/#comment4939>

    I'd suggest that you simplify this and get rid of all the arch-specific 
panic code and write it once in arch/generic/pseudo_inst.(cc|hh) and then 
import it in arch/XX/pseudo_inst.hh.
    
    See arch/mips/mmapped_ipr.hh and arch/generic/mmapped_ipr.hh for an example.


Except for the issues pointed out by Gabe and Nilay, I think this looks good.

- Andreas Sandberg


On Sept. 30, 2014, 5:21 p.m., Alexandru Dutu wrote:
> 
> -----------------------------------------------------------
> This is an automatically generated e-mail. To reply, visit:
> http://reviews.gem5.org/r/2313/
> -----------------------------------------------------------
> 
> (Updated Sept. 30, 2014, 5:21 p.m.)
> 
> 
> Review request for Default.
> 
> 
> Repository: gem5
> 
> 
> Description
> -------
> 
> Changeset 10421:d4162e1b1c56
> ---------------------------
> kvm, x86: Adding support for SE mode execution
> This patch adds methods in KvmCPU model to handle KVM exits caused by syscall
> instructions and page faults. These types of exits will be encountered if
> KvmCPU is run in SE mode.
> 
> 
> Diffs
> -----
> 
>   src/SConscript 28b31101d9e6e5e75d04448451986d6318383f3c 
>   src/arch/SConscript 28b31101d9e6e5e75d04448451986d6318383f3c 
>   src/arch/alpha/SConscript 28b31101d9e6e5e75d04448451986d6318383f3c 
>   src/arch/arm/SConscript 28b31101d9e6e5e75d04448451986d6318383f3c 
>   src/arch/arm/pseudo_inst.hh PRE-CREATION 
>   src/arch/arm/pseudo_inst.cc PRE-CREATION 
>   src/arch/mips/SConscript 28b31101d9e6e5e75d04448451986d6318383f3c 
>   src/arch/power/SConscript 28b31101d9e6e5e75d04448451986d6318383f3c 
>   src/arch/sparc/SConscript 28b31101d9e6e5e75d04448451986d6318383f3c 
>   src/arch/x86/SConscript 28b31101d9e6e5e75d04448451986d6318383f3c 
>   src/arch/x86/pseudo_inst.hh PRE-CREATION 
>   src/arch/x86/pseudo_inst.cc PRE-CREATION 
>   src/arch/x86/tlb.cc 28b31101d9e6e5e75d04448451986d6318383f3c 
>   src/arch/x86/utility.cc 28b31101d9e6e5e75d04448451986d6318383f3c 
>   src/cpu/kvm/base.cc 28b31101d9e6e5e75d04448451986d6318383f3c 
>   src/sim/pseudo_inst.cc 28b31101d9e6e5e75d04448451986d6318383f3c 
>   src/sim/system.cc 28b31101d9e6e5e75d04448451986d6318383f3c 
>   util/m5/m5ops.h 28b31101d9e6e5e75d04448451986d6318383f3c 
> 
> Diff: http://reviews.gem5.org/r/2313/diff/
> 
> 
> Testing
> -------
> 
> Quick regressions passed.
> 
> 
> Thanks,
> 
> Alexandru Dutu
> 
>

_______________________________________________
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

Reply via email to