changeset 05f52a716144 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=05f52a716144
description:
regress: Regression Tester output updates
diffstat:
tests/quick/00.hello/ref/alpha/linux/inorder-timing/config.ini
| 13 +-
tests/quick/00.hello/ref/alpha/linux/inorder-timing/simout
| 8 +-
tests/quick/00.hello/ref/alpha/linux/inorder-timing/stats.txt
| 10 +-
tests/quick/00.hello/ref/alpha/linux/o3-timing/config.ini
| 13 +-
tests/quick/00.hello/ref/alpha/linux/o3-timing/simout
| 8 +-
tests/quick/00.hello/ref/alpha/linux/o3-timing/stats.txt
| 31 +-
tests/quick/00.hello/ref/alpha/linux/simple-atomic/config.ini
| 11 +-
tests/quick/00.hello/ref/alpha/linux/simple-atomic/simout
| 8 +-
tests/quick/00.hello/ref/alpha/linux/simple-atomic/stats.txt
| 24 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby-MESI_CMP_directory/config.ini
| 14 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby-MESI_CMP_directory/ruby.stats
| 30 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby-MESI_CMP_directory/simout
| 8 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby-MESI_CMP_directory/stats.txt
| 26 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_directory/config.ini
| 68 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_directory/ruby.stats
| 54 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_directory/simout
| 8 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_directory/stats.txt
| 26 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_token/config.ini
| 68 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_token/ruby.stats
| 94 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_token/simout
| 8 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_token/stats.txt
| 26 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_hammer/config.ini
| 97 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_hammer/ruby.stats
| 164 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_hammer/simout
| 10 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_hammer/stats.txt
| 30 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby/config.ini
| 228 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby/ruby.stats
| 282 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby/simout
| 8 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby/stats.txt
| 26 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing/config.ini
| 13 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing/simout
| 12 +-
tests/quick/00.hello/ref/alpha/linux/simple-timing/stats.txt
| 26 +-
tests/quick/00.hello/ref/alpha/tru64/o3-timing/config.ini
| 13 +-
tests/quick/00.hello/ref/alpha/tru64/o3-timing/simout
| 8 +-
tests/quick/00.hello/ref/alpha/tru64/o3-timing/stats.txt
| 30 +-
tests/quick/00.hello/ref/alpha/tru64/simple-atomic/config.ini
| 13 +-
tests/quick/00.hello/ref/alpha/tru64/simple-atomic/simout
| 10 +-
tests/quick/00.hello/ref/alpha/tru64/simple-atomic/stats.txt
| 24 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/config.ini
| 14 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/ruby.stats
| 26 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/simout
| 8 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/stats.txt
| 26 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/config.ini
| 68 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/ruby.stats
| 46 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/simout
| 8 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/stats.txt
| 26 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini
| 68 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/ruby.stats
| 62 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/simout
| 8 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt
| 24 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/config.ini
| 99 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/ruby.stats
| 164 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/simout
| 10 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt
| 30 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby/config.ini
| 228 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby/ruby.stats
| 290 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby/simout
| 8 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt
| 24 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing/config.ini
| 13 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing/simout
| 12 +-
tests/quick/00.hello/ref/alpha/tru64/simple-timing/stats.txt
| 26 +-
tests/quick/00.hello/ref/arm/linux/o3-timing/config.ini
| 13 +-
tests/quick/00.hello/ref/arm/linux/o3-timing/simout
| 8 +-
tests/quick/00.hello/ref/arm/linux/o3-timing/stats.txt
| 30 +-
tests/quick/00.hello/ref/arm/linux/simple-atomic/config.ini
| 13 +-
tests/quick/00.hello/ref/arm/linux/simple-atomic/simout
| 10 +-
tests/quick/00.hello/ref/arm/linux/simple-atomic/stats.txt
| 24 +-
tests/quick/00.hello/ref/arm/linux/simple-timing/config.ini
| 13 +-
tests/quick/00.hello/ref/arm/linux/simple-timing/simout
| 8 +-
tests/quick/00.hello/ref/arm/linux/simple-timing/stats.txt
| 26 +-
tests/quick/00.hello/ref/mips/linux/inorder-timing/config.ini
| 13 +-
tests/quick/00.hello/ref/mips/linux/inorder-timing/simout
| 8 +-
tests/quick/00.hello/ref/mips/linux/inorder-timing/stats.txt
| 10 +-
tests/quick/00.hello/ref/mips/linux/o3-timing/config.ini
| 13 +-
tests/quick/00.hello/ref/mips/linux/o3-timing/simout
| 8 +-
tests/quick/00.hello/ref/mips/linux/o3-timing/stats.txt
| 30 +-
tests/quick/00.hello/ref/mips/linux/simple-atomic/config.ini
| 11 +-
tests/quick/00.hello/ref/mips/linux/simple-atomic/simout
| 8 +-
tests/quick/00.hello/ref/mips/linux/simple-atomic/stats.txt
| 24 +-
tests/quick/00.hello/ref/mips/linux/simple-timing-ruby/config.ini
| 231 +-
tests/quick/00.hello/ref/mips/linux/simple-timing-ruby/simout
| 8 +-
tests/quick/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt
| 26 +-
tests/quick/00.hello/ref/mips/linux/simple-timing/config.ini
| 13 +-
tests/quick/00.hello/ref/mips/linux/simple-timing/simout
| 12 +-
tests/quick/00.hello/ref/mips/linux/simple-timing/stats.txt
| 26 +-
tests/quick/00.hello/ref/power/linux/o3-timing/config.ini
| 13 +-
tests/quick/00.hello/ref/power/linux/o3-timing/simerr
| 2 +-
tests/quick/00.hello/ref/power/linux/o3-timing/simout
| 8 +-
tests/quick/00.hello/ref/power/linux/o3-timing/stats.txt
| 29 +-
tests/quick/00.hello/ref/power/linux/simple-atomic/config.ini
| 11 +-
tests/quick/00.hello/ref/power/linux/simple-atomic/simerr
| 2 +-
tests/quick/00.hello/ref/power/linux/simple-atomic/simout
| 8 +-
tests/quick/00.hello/ref/power/linux/simple-atomic/stats.txt
| 26 +-
tests/quick/00.hello/ref/sparc/linux/simple-atomic/config.ini
| 11 +-
tests/quick/00.hello/ref/sparc/linux/simple-atomic/simout
| 8 +-
tests/quick/00.hello/ref/sparc/linux/simple-atomic/stats.txt
| 24 +-
tests/quick/00.hello/ref/sparc/linux/simple-timing-ruby/config.ini
| 231 +-
tests/quick/00.hello/ref/sparc/linux/simple-timing-ruby/ruby.stats
| 294 +-
tests/quick/00.hello/ref/sparc/linux/simple-timing-ruby/simout
| 8 +-
tests/quick/00.hello/ref/sparc/linux/simple-timing-ruby/stats.txt
| 24 +-
tests/quick/00.hello/ref/sparc/linux/simple-timing/config.ini
| 13 +-
tests/quick/00.hello/ref/sparc/linux/simple-timing/simout
| 12 +-
tests/quick/00.hello/ref/sparc/linux/simple-timing/stats.txt
| 24 +-
tests/quick/00.hello/ref/x86/linux/o3-timing/simerr
| 16 +-
tests/quick/00.hello/ref/x86/linux/o3-timing/simout
| 14 +-
tests/quick/00.hello/ref/x86/linux/o3-timing/stats.txt
| 435 ---
tests/quick/00.hello/ref/x86/linux/simple-atomic/config.ini
| 9 +-
tests/quick/00.hello/ref/x86/linux/simple-atomic/simout
| 10 +-
tests/quick/00.hello/ref/x86/linux/simple-atomic/stats.txt
| 26 +-
tests/quick/00.hello/ref/x86/linux/simple-timing-ruby/config.ini
| 10 +-
tests/quick/00.hello/ref/x86/linux/simple-timing-ruby/ruby.stats
| 49 +-
tests/quick/00.hello/ref/x86/linux/simple-timing-ruby/simout
| 10 +-
tests/quick/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
| 26 +-
tests/quick/00.hello/ref/x86/linux/simple-timing/config.ini
| 9 +-
tests/quick/00.hello/ref/x86/linux/simple-timing/simout
| 10 +-
tests/quick/00.hello/ref/x86/linux/simple-timing/stats.txt
| 26 +-
tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini
| 15 +-
tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/simout
| 8 +-
tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt
| 37 +-
tests/quick/02.insttest/ref/sparc/linux/o3-timing/config.ini
| 13 +-
tests/quick/02.insttest/ref/sparc/linux/o3-timing/simout
| 8 +-
tests/quick/02.insttest/ref/sparc/linux/o3-timing/stats.txt
| 28 +-
tests/quick/02.insttest/ref/sparc/linux/simple-atomic/config.ini
| 11 +-
tests/quick/02.insttest/ref/sparc/linux/simple-atomic/simout
| 8 +-
tests/quick/02.insttest/ref/sparc/linux/simple-atomic/stats.txt
| 24 +-
tests/quick/02.insttest/ref/sparc/linux/simple-timing/config.ini
| 13 +-
tests/quick/02.insttest/ref/sparc/linux/simple-timing/simout
| 12 +-
tests/quick/02.insttest/ref/sparc/linux/simple-timing/stats.txt
| 26 +-
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/config.ini
| 25 +-
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/simerr
| 4 +
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/simout
| 12 +-
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt
| 44 +-
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/config.ini
| 25 +-
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/simerr
| 4 +
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/simout
| 12 +-
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt
| 26 +-
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/config.ini
| 25 +-
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/simerr
| 4 +
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/simout
| 12 +-
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt
| 44 +-
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/config.ini
| 25 +-
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/simerr
| 4 +
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/simout
| 12 +-
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt
| 26 +-
tests/quick/10.linux-boot/ref/arm/linux/realview-simple-atomic/config.ini
| 15 +-
tests/quick/10.linux-boot/ref/arm/linux/realview-simple-atomic/simerr
| 44 +-
tests/quick/10.linux-boot/ref/arm/linux/realview-simple-atomic/simout
| 14 +-
tests/quick/10.linux-boot/ref/arm/linux/realview-simple-atomic/stats.txt
| 397 ---
tests/quick/10.linux-boot/ref/arm/linux/realview-simple-atomic/status
| 2 +-
tests/quick/10.linux-boot/ref/arm/linux/realview-simple-timing/config.ini
| 15 +-
tests/quick/10.linux-boot/ref/arm/linux/realview-simple-timing/simerr
| 50 +-
tests/quick/10.linux-boot/ref/arm/linux/realview-simple-timing/simout
| 12 +-
tests/quick/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt
| 481 ----
tests/quick/20.eio-short/ref/alpha/eio/simple-atomic/config.ini
| 13 +-
tests/quick/20.eio-short/ref/alpha/eio/simple-atomic/simout
| 8 +-
tests/quick/20.eio-short/ref/alpha/eio/simple-atomic/stats.txt
| 26 +-
tests/quick/20.eio-short/ref/alpha/eio/simple-timing/config.ini
| 13 +-
tests/quick/20.eio-short/ref/alpha/eio/simple-timing/simout
| 8 +-
tests/quick/20.eio-short/ref/alpha/eio/simple-timing/stats.txt
| 26 +-
tests/quick/30.eio-mp/ref/alpha/eio/simple-atomic-mp/config.ini
| 19 +-
tests/quick/30.eio-mp/ref/alpha/eio/simple-atomic-mp/simerr
| 5 +-
tests/quick/30.eio-mp/ref/alpha/eio/simple-atomic-mp/simout
| 8 +-
tests/quick/30.eio-mp/ref/alpha/eio/simple-atomic-mp/stats.txt
| 80 +-
tests/quick/30.eio-mp/ref/alpha/eio/simple-timing-mp/config.ini
| 19 +-
tests/quick/30.eio-mp/ref/alpha/eio/simple-timing-mp/simerr
| 4 +-
tests/quick/30.eio-mp/ref/alpha/eio/simple-timing-mp/simout
| 8 +-
tests/quick/30.eio-mp/ref/alpha/eio/simple-timing-mp/stats.txt
| 80 +-
tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini
| 13 +-
tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout
| 8 +-
tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt
| 92 +-
tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/config.ini
| 13 +-
tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/simout
| 12 +-
tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/stats.txt
| 80 +-
tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/config.ini
| 13 +-
tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/simout
| 12 +-
tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/stats.txt
| 80 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/config.ini
| 19 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/ruby.stats
| 37 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/simerr
| 89 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/simout
| 9 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/stats.txt
| 32 -
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/config.ini
| 30 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/ruby.stats
| 977 ++++---
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/simerr
| 146 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/simout
| 10 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt
| 42 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_token/config.ini
| 30 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_token/ruby.stats
| 1156 +++++----
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_token/simerr
| 146 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_token/simout
| 10 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_token/stats.txt
| 40 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_hammer/config.ini
| 31 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_hammer/ruby.stats
| 979 ++++---
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_hammer/simerr
| 146 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_hammer/simout
| 10 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_hammer/stats.txt
| 40 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/config.ini
| 30 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/ruby.stats
| 457 ++-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/simerr
| 146 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/simout
| 10 +-
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/stats.txt
| 42 +-
tests/quick/50.memtest/ref/alpha/linux/memtest/config.ini
| 11 +-
tests/quick/50.memtest/ref/alpha/linux/memtest/simout
| 10 +-
tests/quick/50.memtest/ref/alpha/linux/memtest/stats.txt
| 6 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby-MESI_CMP_directory/config.ini
| 12 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby-MESI_CMP_directory/ruby.stats
| 28 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby-MESI_CMP_directory/simout
| 8 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby-MESI_CMP_directory/stats.txt
| 6 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_directory/config.ini
| 71 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_directory/ruby.stats
| 54 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_directory/simout
| 8 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_directory/stats.txt
| 6 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_token/config.ini
| 71 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_token/ruby.stats
| 485 ++--
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_token/simout
| 10 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_token/stats.txt
| 10 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/config.ini
| 102 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/ruby.stats
| 355 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/simout
| 10 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/stats.txt
| 10 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby/config.ini
| 81 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby/ruby.stats
| 48 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby/simout
| 8 +-
tests/quick/60.rubytest/ref/alpha/linux/rubytest-ruby/stats.txt
| 4 +-
tests/quick/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/config.ini
| 50 +-
tests/quick/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/simerr
| 4 +
tests/quick/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/simout
| 14 +-
tests/quick/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/stats.txt
| 86 +-
228 files changed, 6848 insertions(+), 6383 deletions(-)
diffs (truncated from 22120 to 300 lines):
diff -r 7532067f818e -r 05f52a716144
tests/quick/00.hello/ref/alpha/linux/inorder-timing/config.ini
--- a/tests/quick/00.hello/ref/alpha/linux/inorder-timing/config.ini Sun Feb
06 22:14:19 2011 -0800
+++ b/tests/quick/00.hello/ref/alpha/linux/inorder-timing/config.ini Sun Feb
06 22:14:23 2011 -0800
@@ -1,13 +1,22 @@
[root]
type=Root
children=system
-dummy=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
[system]
type=System
children=cpu membus physmem
mem_mode=atomic
physmem=system.physmem
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
[system.cpu]
type=InOrderCPU
@@ -192,7 +201,7 @@
env=
errout=cerr
euid=100
-executable=tests/test-progs/hello/bin/alpha/linux/hello
+executable=/proj/aatl_perfmod_arch/m5_system_files/regression/test-progs/hello/bin/alpha/linux/hello
gid=100
input=cin
max_stack_size=67108864
diff -r 7532067f818e -r 05f52a716144
tests/quick/00.hello/ref/alpha/linux/inorder-timing/simout
--- a/tests/quick/00.hello/ref/alpha/linux/inorder-timing/simout Sun Feb
06 22:14:19 2011 -0800
+++ b/tests/quick/00.hello/ref/alpha/linux/inorder-timing/simout Sun Feb
06 22:14:23 2011 -0800
@@ -5,10 +5,10 @@
All Rights Reserved
-M5 compiled Jan 24 2011 18:18:02
-M5 revision 09e8ac96522d+ 7823+ default regression_updates qtip tip
-M5 started Jan 24 2011 18:18:03
-M5 executing on zooks
+M5 compiled Feb 6 2011 20:42:22
+M5 revision b885adc82ab4+ 7924+ default tip qtip brad/regress_updates
+M5 started Feb 6 2011 20:43:08
+M5 executing on SC2B0617
command line: build/ALPHA_SE/m5.fast -d
build/ALPHA_SE/tests/fast/quick/00.hello/alpha/linux/inorder-timing -re
tests/run.py build/ALPHA_SE/tests/fast/quick/00.hello/alpha/linux/inorder-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff -r 7532067f818e -r 05f52a716144
tests/quick/00.hello/ref/alpha/linux/inorder-timing/stats.txt
--- a/tests/quick/00.hello/ref/alpha/linux/inorder-timing/stats.txt Sun Feb
06 22:14:19 2011 -0800
+++ b/tests/quick/00.hello/ref/alpha/linux/inorder-timing/stats.txt Sun Feb
06 22:14:23 2011 -0800
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 36108 #
Simulator instruction rate (inst/s)
-host_mem_usage 155860 #
Number of bytes of host memory used
-host_seconds 0.18 #
Real time elapsed on the host
-host_tick_rate 125462283 #
Simulator tick rate (ticks/s)
+host_inst_rate 43704 #
Simulator instruction rate (inst/s)
+host_mem_usage 205152 #
Number of bytes of host memory used
+host_seconds 0.15 #
Real time elapsed on the host
+host_tick_rate 151823848 #
Simulator tick rate (ticks/s)
sim_freq 1000000000000 #
Frequency of simulated ticks
sim_insts 6404 #
Number of instructions simulated
sim_seconds 0.000022 #
Number of seconds simulated
@@ -267,6 +267,8 @@
system.cpu.l2cache.warmup_cycle 0 #
Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 0 #
number of writebacks
system.cpu.numCycles 44578 #
number of cpu cycles simulated
+system.cpu.numWorkItemsCompleted 0 #
number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 #
number of work items this cpu started
system.cpu.runCycles 7154 #
Number of cycles cpu stages are processed.
system.cpu.smtCommittedInsts 0 #
Number of SMT Instructions Simulated (Per-Thread)
system.cpu.smtCycles 0 #
Total number of cycles that the CPU was in SMT-mode
diff -r 7532067f818e -r 05f52a716144
tests/quick/00.hello/ref/alpha/linux/o3-timing/config.ini
--- a/tests/quick/00.hello/ref/alpha/linux/o3-timing/config.ini Sun Feb 06
22:14:19 2011 -0800
+++ b/tests/quick/00.hello/ref/alpha/linux/o3-timing/config.ini Sun Feb 06
22:14:23 2011 -0800
@@ -1,13 +1,22 @@
[root]
type=Root
children=system
-dummy=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
[system]
type=System
children=cpu membus physmem
mem_mode=atomic
physmem=system.physmem
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
[system.cpu]
type=DerivO3CPU
@@ -484,7 +493,7 @@
env=
errout=cerr
euid=100
-executable=/dist/m5/regression/test-progs/hello/bin/alpha/linux/hello
+executable=/proj/aatl_perfmod_arch/m5_system_files/regression/test-progs/hello/bin/alpha/linux/hello
gid=100
input=cin
max_stack_size=67108864
diff -r 7532067f818e -r 05f52a716144
tests/quick/00.hello/ref/alpha/linux/o3-timing/simout
--- a/tests/quick/00.hello/ref/alpha/linux/o3-timing/simout Sun Feb 06
22:14:19 2011 -0800
+++ b/tests/quick/00.hello/ref/alpha/linux/o3-timing/simout Sun Feb 06
22:14:23 2011 -0800
@@ -5,10 +5,10 @@
All Rights Reserved
-M5 compiled Jan 17 2011 16:24:53
-M5 revision f72d94f8c275 7839 default qtip tip outgoing.patch qbase
-M5 started Jan 17 2011 16:24:57
-M5 executing on zizzer
+M5 compiled Feb 6 2011 20:42:22
+M5 revision b885adc82ab4+ 7924+ default tip qtip brad/regress_updates
+M5 started Feb 6 2011 20:43:02
+M5 executing on SC2B0617
command line: build/ALPHA_SE/m5.fast -d
build/ALPHA_SE/tests/fast/quick/00.hello/alpha/linux/o3-timing -re tests/run.py
build/ALPHA_SE/tests/fast/quick/00.hello/alpha/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff -r 7532067f818e -r 05f52a716144
tests/quick/00.hello/ref/alpha/linux/o3-timing/stats.txt
--- a/tests/quick/00.hello/ref/alpha/linux/o3-timing/stats.txt Sun Feb 06
22:14:19 2011 -0800
+++ b/tests/quick/00.hello/ref/alpha/linux/o3-timing/stats.txt Sun Feb 06
22:14:23 2011 -0800
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 10121 #
Simulator instruction rate (inst/s)
-host_mem_usage 203516 #
Number of bytes of host memory used
-host_seconds 0.63 #
Real time elapsed on the host
-host_tick_rate 19665204 #
Simulator tick rate (ticks/s)
+host_inst_rate 94328 #
Simulator instruction rate (inst/s)
+host_mem_usage 205636 #
Number of bytes of host memory used
+host_seconds 0.07 #
Real time elapsed on the host
+host_tick_rate 182630766 #
Simulator tick rate (ticks/s)
sim_freq 1000000000000 #
Frequency of simulated ticks
sim_insts 6386 #
Number of instructions simulated
sim_seconds 0.000012 #
Number of seconds simulated
@@ -37,6 +37,9 @@
system.cpu.commit.COM:committed_per_cycle::max_value 8
# Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::total 12265
# Number of insts commited each cycle
system.cpu.commit.COM:count 6403 #
Number of instructions committed
+system.cpu.commit.COM:fp_insts 10 #
Number of committed floating point instructions.
+system.cpu.commit.COM:function_calls 127 #
Number of function calls committed.
+system.cpu.commit.COM:int_insts 6321 #
Number of committed integer instructions.
system.cpu.commit.COM:loads 1185 #
Number of loads committed
system.cpu.commit.COM:membars 0 #
Number of memory barriers committed
system.cpu.commit.COM:refs 2050 #
Number of memory references committed
@@ -169,6 +172,8 @@
system.cpu.fetch.rateDist::min_value 0 #
Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 #
Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 13149 #
Number of instructions fetched each cycle (Total)
+system.cpu.fp_regfile_reads 8 #
number of floating regfile reads
+system.cpu.fp_regfile_writes 2 #
number of floating regfile writes
system.cpu.icache.ReadReq_accesses 1774 #
number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 35292.253521
# average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 35283.387622
# average ReadReq mshr miss latency
@@ -268,6 +273,8 @@
system.cpu.iew.memOrderViolationEvents 63 #
Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect 303 #
Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect 125 #
Number of branches that were predicted taken incorrectly
+system.cpu.int_regfile_reads 11489 #
number of integer regfile reads
+system.cpu.int_regfile_writes 6462 #
number of integer regfile writes
system.cpu.ipc 0.257230 #
IPC: Instructions Per Cycle
system.cpu.ipc_total 0.257230 #
IPC: Total IPC of All Threads
system.cpu.iq.ISSUE:FU_type_0::No_OpClass 2 0.02% 0.02% #
Type of FU issued
@@ -359,6 +366,14 @@
system.cpu.iq.ISSUE:issued_per_cycle::max_value 8
# Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::total 13149
# Number of insts issued each cycle
system.cpu.iq.ISSUE:rate 0.373520 #
Inst issue rate
+system.cpu.iq.fp_alu_accesses 11 #
Number of floating point alu accesses
+system.cpu.iq.fp_inst_queue_reads 21 #
Number of floating instruction queue reads
+system.cpu.iq.fp_inst_queue_wakeup_accesses 10
# Number of floating instruction queue wakeup accesses
+system.cpu.iq.fp_inst_queue_writes 10 #
Number of floating instruction queue writes
+system.cpu.iq.int_alu_accesses 9351 #
Number of integer alu accesses
+system.cpu.iq.int_inst_queue_reads 31807 #
Number of integer instruction queue reads
+system.cpu.iq.int_inst_queue_wakeup_accesses 8672
# Number of integer instruction queue wakeup accesses
+system.cpu.iq.int_inst_queue_writes 14983 #
Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded 10848 #
Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued 9273 #
Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded 25 #
Number of non-speculative instructions added to the IQ
@@ -450,7 +465,11 @@
system.cpu.memDep0.conflictingStores 26 #
Number of conflicting stores.
system.cpu.memDep0.insertedLoads 2242 #
Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 1259 #
Number of stores inserted to the mem dependence unit.
+system.cpu.misc_regfile_reads 1 #
number of misc regfile reads
+system.cpu.misc_regfile_writes 1 #
number of misc regfile writes
system.cpu.numCycles 24826 #
number of cpu cycles simulated
+system.cpu.numWorkItemsCompleted 0 #
number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 #
number of work items this cpu started
system.cpu.rename.RENAME:BlockCycles 346 #
Number of cycles rename is blocking
system.cpu.rename.RENAME:CommittedMaps 4583 #
Number of HB maps that are committed
system.cpu.rename.RENAME:IQFullEvents 8 #
Number of times rename has blocked due to IQ full
@@ -463,10 +482,14 @@
system.cpu.rename.RENAME:SquashCycles 884 #
Number of cycles rename is squashing
system.cpu.rename.RENAME:UnblockCycles 270 #
Number of cycles rename is unblocking
system.cpu.rename.RENAME:UndoneMaps 4300 #
Number of HB maps that are undone due to squashing
+system.cpu.rename.RENAME:fp_rename_lookups 17
# Number of floating rename lookups
+system.cpu.rename.RENAME:int_rename_lookups 15016
# Number of integer rename lookups
system.cpu.rename.RENAME:serializeStallCycles 406
# count of cycles rename stalled for serializing inst
system.cpu.rename.RENAME:serializingInsts 28 #
count of serializing insts renamed
system.cpu.rename.RENAME:skidInsts 694 #
count of insts added to the skid buffer
system.cpu.rename.RENAME:tempSerializingInsts 22
# count of temporary serializing insts renamed
+system.cpu.rob.rob_reads 22718 #
The number of ROB reads
+system.cpu.rob.rob_writes 22732 #
The number of ROB writes
system.cpu.timesIdled 239 #
Number of times that the entire CPU went into an idle state and unscheduled
itself
system.cpu.workload.PROG:num_syscalls 17 #
Number of system calls
diff -r 7532067f818e -r 05f52a716144
tests/quick/00.hello/ref/alpha/linux/simple-atomic/config.ini
--- a/tests/quick/00.hello/ref/alpha/linux/simple-atomic/config.ini Sun Feb
06 22:14:19 2011 -0800
+++ b/tests/quick/00.hello/ref/alpha/linux/simple-atomic/config.ini Sun Feb
06 22:14:23 2011 -0800
@@ -1,13 +1,22 @@
[root]
type=Root
children=system
-dummy=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
[system]
type=System
children=cpu membus physmem
mem_mode=atomic
physmem=system.physmem
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
[system.cpu]
type=AtomicSimpleCPU
diff -r 7532067f818e -r 05f52a716144
tests/quick/00.hello/ref/alpha/linux/simple-atomic/simout
--- a/tests/quick/00.hello/ref/alpha/linux/simple-atomic/simout Sun Feb 06
22:14:19 2011 -0800
+++ b/tests/quick/00.hello/ref/alpha/linux/simple-atomic/simout Sun Feb 06
22:14:23 2011 -0800
@@ -5,10 +5,10 @@
All Rights Reserved
-M5 compiled Feb 24 2010 23:12:40
-M5 revision 1a33ca29ec29 6980 default share-aware-test-update.patch tip qtip
-M5 started Feb 25 2010 03:01:37
-M5 executing on SC2B0619
+M5 compiled Feb 6 2011 20:42:22
+M5 revision b885adc82ab4+ 7924+ default tip qtip brad/regress_updates
+M5 started Feb 6 2011 20:42:39
+M5 executing on SC2B0617
command line: build/ALPHA_SE/m5.fast -d
build/ALPHA_SE/tests/fast/quick/00.hello/alpha/linux/simple-atomic -re
tests/run.py build/ALPHA_SE/tests/fast/quick/00.hello/alpha/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff -r 7532067f818e -r 05f52a716144
tests/quick/00.hello/ref/alpha/linux/simple-atomic/stats.txt
--- a/tests/quick/00.hello/ref/alpha/linux/simple-atomic/stats.txt Sun Feb
06 22:14:19 2011 -0800
+++ b/tests/quick/00.hello/ref/alpha/linux/simple-atomic/stats.txt Sun Feb
06 22:14:23 2011 -0800
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 1228467 #
Simulator instruction rate (inst/s)
-host_mem_usage 182556 #
Number of bytes of host memory used
+host_inst_rate 1335558 #
Simulator instruction rate (inst/s)
+host_mem_usage 196940 #
Number of bytes of host memory used
host_seconds 0.01 #
Real time elapsed on the host
-host_tick_rate 587751371 #
Simulator tick rate (ticks/s)
+host_tick_rate 634873618 #
Simulator tick rate (ticks/s)
sim_freq 1000000000000 #
Frequency of simulated ticks
sim_insts 6404 #
Number of instructions simulated
sim_seconds 0.000003 #
Number of seconds simulated
@@ -43,8 +43,24 @@
system.cpu.itb.write_misses 0 #
DTB write misses
system.cpu.not_idle_fraction 1 #
Percentage of non-idle cycles
system.cpu.numCycles 6431 #
number of cpu cycles simulated
+system.cpu.numWorkItemsCompleted 0 #
number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 #
number of work items this cpu started
+system.cpu.num_busy_cycles 6431 #
Number of busy cycles
+system.cpu.num_conditional_control_insts 750 #
number of instructions that are conditional controls
+system.cpu.num_fp_alu_accesses 10 #
Number of float alu accesses
+system.cpu.num_fp_insts 10 #
number of float instructions
+system.cpu.num_fp_register_reads 8 #
number of times the floating registers were read
+system.cpu.num_fp_register_writes 2 #
number of times the floating registers were written
+system.cpu.num_func_calls 251 #
number of times a function call or return occured
+system.cpu.num_idle_cycles 0 #
Number of idle cycles
system.cpu.num_insts 6404 #
Number of instructions executed
-system.cpu.num_refs 2060 #
Number of memory references
+system.cpu.num_int_alu_accesses 6331 #
Number of integer alu accesses
+system.cpu.num_int_insts 6331 #
number of integer instructions
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev
