On 11/07/15 04:55, Vincent Mirian wrote:
Hi,
I was able to import the library correctly. The correct commands are:
% mkdir unisim
% ghdl -i --work=unisim unisim_src/*.vhd
When I was trying to import the libraries for primitives on the FPGA. I
got an error that 'std_logic_arith' can't be found in library 'ieee'. I
used the solution in:
http://stackoverflow.com/questions/25837237/is-the-vhdl-package-ieee-std-logic-arith-shipped-with-ghdl.
But then, received the error that:
- primitive/AFIFO36_INTERNAL.vhd:1391:22: no declaration for
"conv_std_logic_vector"
You need to use --ieee=synopsys switch. What is the command line.
When I attempted to compile the libraries provided by Xilinx in their
CAD tool,I get many errors, which I'll need to fix.
No, GHDL can analyze Xilinx libraries without changes. How did you
try to analyze them ? Please, post the commands you have typed or
your script. It is difficult to comment without them.
Also, is there a manner for a faster recompile of ghdl. When I make
changes to ghdl, and use the build script, It takes a significant amount
of time to compile the tool. Is there any flags or settings that I can
turn on to increase the speed of the recompile?
There are a few lines for developers in the README file. After a
change, you just need to build with 'make'.
On another note, I do believe for my end goal, which was mentioned in my
previous email, that I do not necessarily need all the libraries from
the FPGA vendor.
That's possible but I am not sure this is a good idea. Analyzing Xilinx
libraries shouldn't be difficult. And without them, you can only work
on the AST built just after parsing, but without semantic analysis.
This AST is far from complete.
Ultimately, I would like to know how/where I can gain
access to the AST to make the modification I need to the vhdl file and
output an equivalent vhdl file with my modifications?
Look at the following procedure in ghdlprint.adb:
procedure Perform_Action (Cmd : in out Command_Reprint;
Args : Argument_List)
It reads the files on the command line, analyze them and display
them using Disp_Vhdl. You can do all you need just before printing
them.
Tristan.
_______________________________________________
Ghdl-discuss mailing list
[email protected]
https://mail.gna.org/listinfo/ghdl-discuss
