this means the Celeron has a L1 _and_ L2 cache on the processor
die? That is certainly something contrary to every other processor
with L2 they have built (ie the pentium pro, and PII's).
Note that most (but not all) Alphas, for a long time, have had both L1 and L2
on chip, and an off chip L3.
Jeff (http://www.neci.nj.nec.com/homepages/qobi)
-
Linux SMP list: FIRST see FAQ at http://www.irisa.fr/prive/mentre/smp-faq/
To Unsubscribe: send "unsubscribe linux-smp" to [EMAIL PROTECTED]
- Re: 1 CPU now, 1 CPU later Frank Rietveld
- Re: 1 CPU now, 1 CPU later Tim Fletcher
- Re: 1 CPU now, 1 CPU later Cris Wade
- Re: 1 CPU now, 1 CPU later Chris Pirih
- Re: 1 CPU now, 1 CPU later Murphey
- OT: Overclocking the 300A (Was Re: 1 CPU no... Neil Conway
- Re: OT: Overclocking the 300A (Was Re: ... Robert M. Hyatt
- Re: OT: Overclocking the 300A (Was ... Sketch
- Re: OT: Overclocking the 300A ... Robert M. Hyatt
- Re: OT: Overclocking the 30... Chris Mauritz
- Re: OT: Overclocking the 30... Jeffrey Mark Siskind
- Re: OT: Overclocking the 300A (Was ... Tim Parker
- Re: 1 CPU now, 1 CPU later Kevin K. Sochacki
