this means the Celeron has a L1 _and_ L2 cache on the processor
   die?  That is certainly something contrary to every other processor
   with L2 they have built (ie the pentium pro, and PII's).

Note that most (but not all) Alphas, for a long time, have had both L1 and L2
on chip, and an off chip L3.

    Jeff (http://www.neci.nj.nec.com/homepages/qobi)
-
Linux SMP list: FIRST see FAQ at http://www.irisa.fr/prive/mentre/smp-faq/
To Unsubscribe: send "unsubscribe linux-smp" to [EMAIL PROTECTED]

Reply via email to