[PATCH v6 07/25] clk: tegra: pll-params: change misc_reg count from 3 -> 6

[Rhyland Klein]

From: Bill Huang <bilhu...@nvidia.com>

New SoC's may have more then 3 MISC registers, so bump up the
array size and use a #define to be more informative about the value.

Reviewed-by: Benson Leung <ble...@chromium.org>
Signed-off-by: Bill Huang <bilhu...@nvidia.com>
Signed-off-by: Rhyland Klein <rkl...@nvidia.com>
---
 drivers/clk/tegra/clk.h |    4 +++-
 1 file changed, 3 insertions(+), 1 deletion(-)

diff --git a/drivers/clk/tegra/clk.h b/drivers/clk/tegra/clk.h
index eeb735e3fa72..e11951e5f846 100644
--- a/drivers/clk/tegra/clk.h
+++ b/drivers/clk/tegra/clk.h
@@ -156,6 +156,8 @@ struct div_nmp {
        u8              override_divp_shift;
 };
 
+#define MAX_PLL_MISC_REG_COUNT 6
+
 /**
  * struct tegra_clk_pll_params - PLL parameters
  *
@@ -225,7 +227,7 @@ struct tegra_clk_pll_params {
        u32             iddq_bit_idx;
        u32             aux_reg;
        u32             dyn_ramp_reg;
-       u32             ext_misc_reg[3];
+       u32             ext_misc_reg[MAX_PLL_MISC_REG_COUNT];
        u32             pmc_divnm_reg;
        u32             pmc_divp_reg;
        u32             flags;
-- 
1.7.9.5

--
To unsubscribe from this list: send the line "unsubscribe linux-tegra" in
the body of a message to majord...@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html