I'm not sure if this helps you but SS pins always look like normal I/O if 
they don't detect a remote on the channel after coming up. Since I have it 
out I connected the 8i20 to my project machine's 7i96 that I don't 
typically use SS with. This is LinuxCNC 2.8pre1

No 8i20 connected, note IO pins 30 and 31:
shade@Viewer:~$ halrun
halcmd: source /home/shade/linuxcnc/SS_Test.halrun 
Note: Using POSIX realtime
hm2: loading Mesa HostMot2 driver version 0.15
hm2_eth: loading Mesa AnyIO HostMot2 ethernet driver version 0.2
hm2_eth: 10.10.10.10: Hardware address: 00:60:1b:16:00:21
hm2_eth: discovered 7I96
hm2/hm2_7i96.0: Smart Serial Firmware Version 43
hm2/hm2_7i96.0: 51 I/O Pins used:
hm2/hm2_7i96.0:     IO Pin 000 (TB3-01): IOPort
hm2/hm2_7i96.0:     IO Pin 001 (TB3-02): IOPort
hm2/hm2_7i96.0:     IO Pin 002 (TB3-03): IOPort
hm2/hm2_7i96.0:     IO Pin 003 (TB3-04): IOPort
hm2/hm2_7i96.0:     IO Pin 004 (TB3-05): IOPort
hm2/hm2_7i96.0:     IO Pin 005 (TB3-06): IOPort
hm2/hm2_7i96.0:     IO Pin 006 (TB3-07): IOPort
hm2/hm2_7i96.0:     IO Pin 007 (TB3-08): IOPort
hm2/hm2_7i96.0:     IO Pin 008 (TB3-09): IOPort
hm2/hm2_7i96.0:     IO Pin 009 (TB3-10): IOPort
hm2/hm2_7i96.0:     IO Pin 010 (TB3-11): IOPort
hm2/hm2_7i96.0:     IO Pin 011 (TB3-13/TB3-14): SSR #0, pin Out-00 (Output)
hm2/hm2_7i96.0:     IO Pin 012 (TB3-15/TB3-16): SSR #0, pin Out-01 (Output)
hm2/hm2_7i96.0:     IO Pin 013 (TB3-17/TB3-18): SSR #0, pin Out-02 (Output)
hm2/hm2_7i96.0:     IO Pin 014 (TB3-19/TB3-20): SSR #0, pin Out-03 (Output)
hm2/hm2_7i96.0:     IO Pin 015 (TB3-21/TB3-22): SSR #0, pin Out-04 (Output)
hm2/hm2_7i96.0:     IO Pin 016 (TB3-23/TB3-24): SSR #0, pin Out-05 (Output)
hm2/hm2_7i96.0:     IO Pin 017 (TB1-02/TB1-03): StepGen #0, pin Step 
(Output)
hm2/hm2_7i96.0:     IO Pin 018 (TB1-04/TB1-05): StepGen #0, pin Direction 
(Output)
hm2/hm2_7i96.0:     IO Pin 019 (TB1-08/TB1-09): StepGen #1, pin Step 
(Output)
hm2/hm2_7i96.0:     IO Pin 020 (TB1-10/TB1-11): StepGen #1, pin Direction 
(Output)
hm2/hm2_7i96.0:     IO Pin 021 (TB1-14/TB1-15): StepGen #2, pin Step 
(Output)
hm2/hm2_7i96.0:     IO Pin 022 (TB1-16/TB1-17): StepGen #2, pin Direction 
(Output)
hm2/hm2_7i96.0:     IO Pin 023 (TB1-20/TB1-21): StepGen #3, pin Step 
(Output)
hm2/hm2_7i96.0:     IO Pin 024 (TB1-22-TB1-23): StepGen #3, pin Direction 
(Output)
hm2/hm2_7i96.0:     IO Pin 025 (TB2-01/TB2-03): StepGen #4, pin Step 
(Output)
hm2/hm2_7i96.0:     IO Pin 026 (TB2-04/TB2-05): StepGen #4, pin Direction 
(Output)
hm2/hm2_7i96.0:     IO Pin 027 (TB2-07/TB2-08): Encoder #0, pin A (Input)
hm2/hm2_7i96.0:     IO Pin 028 (TB2-10/TB2-11): Encoder #0, pin B (Input)
hm2/hm2_7i96.0:     IO Pin 029 (TB2-13/TB2-14): Encoder #0, pin Index 
(Input)
hm2/hm2_7i96.0:     IO Pin 030 (TB2-16/TB2-17): IOPort
hm2/hm2_7i96.0:     IO Pin 031 (TB2-18/TB2-19): IOPort
hm2/hm2_7i96.0:     IO Pin 032 (internal): IOPort
hm2/hm2_7i96.0:     IO Pin 033 (internal): SSR #0, pin AC Ref (internal) 
(Output)
hm2/hm2_7i96.0:     IO Pin 034 (P1-01): IOPort
hm2/hm2_7i96.0:     IO Pin 035 (P1-02): IOPort
hm2/hm2_7i96.0:     IO Pin 036 (P1-03): IOPort
hm2/hm2_7i96.0:     IO Pin 037 (P1-04): IOPort
hm2/hm2_7i96.0:     IO Pin 038 (P1-05): IOPort
hm2/hm2_7i96.0:     IO Pin 039 (P1-06): IOPort
hm2/hm2_7i96.0:     IO Pin 040 (P1-07): IOPort
hm2/hm2_7i96.0:     IO Pin 041 (P1-08): IOPort
hm2/hm2_7i96.0:     IO Pin 042 (P1-09): IOPort
hm2/hm2_7i96.0:     IO Pin 043 (P1-11): IOPort
hm2/hm2_7i96.0:     IO Pin 044 (P1-13): IOPort
hm2/hm2_7i96.0:     IO Pin 045 (P1-15): IOPort
hm2/hm2_7i96.0:     IO Pin 046 (P1-17): IOPort
hm2/hm2_7i96.0:     IO Pin 047 (P1-19): IOPort
hm2/hm2_7i96.0:     IO Pin 048 (P1-21): IOPort
hm2/hm2_7i96.0:     IO Pin 049 (P1-23): IOPort
hm2/hm2_7i96.0:     IO Pin 050 (P1-25): IOPort
hm2/hm2_7i96.0: registered


With the 8i20 connected and the same source file:
shade@Viewer:~$ halrun
halcmd: source /home/shade/linuxcnc/SS_Test.halrun 
Note: Using POSIX realtime
hm2: loading Mesa HostMot2 driver version 0.15
hm2_eth: loading Mesa AnyIO HostMot2 ethernet driver version 0.2
hm2_eth: 10.10.10.10: Hardware address: 00:60:1b:16:00:21
hm2_eth: discovered 7I96
hm2/hm2_7i96.0: Smart Serial Firmware Version 43
hm2/hm2_7i96.0: 51 I/O Pins used:
hm2/hm2_7i96.0:     IO Pin 000 (TB3-01): IOPort
hm2/hm2_7i96.0:     IO Pin 001 (TB3-02): IOPort
hm2/hm2_7i96.0:     IO Pin 002 (TB3-03): IOPort
hm2/hm2_7i96.0:     IO Pin 003 (TB3-04): IOPort
hm2/hm2_7i96.0:     IO Pin 004 (TB3-05): IOPort
hm2/hm2_7i96.0:     IO Pin 005 (TB3-06): IOPort
hm2/hm2_7i96.0:     IO Pin 006 (TB3-07): IOPort
hm2/hm2_7i96.0:     IO Pin 007 (TB3-08): IOPort
hm2/hm2_7i96.0:     IO Pin 008 (TB3-09): IOPort
hm2/hm2_7i96.0:     IO Pin 009 (TB3-10): IOPort
hm2/hm2_7i96.0:     IO Pin 010 (TB3-11): IOPort
hm2/hm2_7i96.0:     IO Pin 011 (TB3-13/TB3-14): SSR #0, pin Out-00 (Output)
hm2/hm2_7i96.0:     IO Pin 012 (TB3-15/TB3-16): SSR #0, pin Out-01 (Output)
hm2/hm2_7i96.0:     IO Pin 013 (TB3-17/TB3-18): SSR #0, pin Out-02 (Output)
hm2/hm2_7i96.0:     IO Pin 014 (TB3-19/TB3-20): SSR #0, pin Out-03 (Output)
hm2/hm2_7i96.0:     IO Pin 015 (TB3-21/TB3-22): SSR #0, pin Out-04 (Output)
hm2/hm2_7i96.0:     IO Pin 016 (TB3-23/TB3-24): SSR #0, pin Out-05 (Output)
hm2/hm2_7i96.0:     IO Pin 017 (TB1-02/TB1-03): StepGen #0, pin Step 
(Output)
hm2/hm2_7i96.0:     IO Pin 018 (TB1-04/TB1-05): StepGen #0, pin Direction 
(Output)
hm2/hm2_7i96.0:     IO Pin 019 (TB1-08/TB1-09): StepGen #1, pin Step 
(Output)
hm2/hm2_7i96.0:     IO Pin 020 (TB1-10/TB1-11): StepGen #1, pin Direction 
(Output)
hm2/hm2_7i96.0:     IO Pin 021 (TB1-14/TB1-15): StepGen #2, pin Step 
(Output)
hm2/hm2_7i96.0:     IO Pin 022 (TB1-16/TB1-17): StepGen #2, pin Direction 
(Output)
hm2/hm2_7i96.0:     IO Pin 023 (TB1-20/TB1-21): StepGen #3, pin Step 
(Output)
hm2/hm2_7i96.0:     IO Pin 024 (TB1-22-TB1-23): StepGen #3, pin Direction 
(Output)
hm2/hm2_7i96.0:     IO Pin 025 (TB2-01/TB2-03): StepGen #4, pin Step 
(Output)
hm2/hm2_7i96.0:     IO Pin 026 (TB2-04/TB2-05): StepGen #4, pin Direction 
(Output)
hm2/hm2_7i96.0:     IO Pin 027 (TB2-07/TB2-08): Encoder #0, pin A (Input)
hm2/hm2_7i96.0:     IO Pin 028 (TB2-10/TB2-11): Encoder #0, pin B (Input)
hm2/hm2_7i96.0:     IO Pin 029 (TB2-13/TB2-14): Encoder #0, pin Index 
(Input)
hm2/hm2_7i96.0:     IO Pin 030 (TB2-16/TB2-17): Smart Serial Interface #0, 
pin RxData0 (Input)
hm2/hm2_7i96.0:     IO Pin 031 (TB2-18/TB2-19): Smart Serial Interface #0, 
pin TxData0 (Output)
hm2/hm2_7i96.0:     IO Pin 032 (internal): Smart Serial Interface #0, pin 
TxEn0   (Output)
hm2/hm2_7i96.0:     IO Pin 033 (internal): SSR #0, pin AC Ref (internal) 
(Output)
hm2/hm2_7i96.0:     IO Pin 034 (P1-01): IOPort
hm2/hm2_7i96.0:     IO Pin 035 (P1-02): IOPort
hm2/hm2_7i96.0:     IO Pin 036 (P1-03): IOPort
hm2/hm2_7i96.0:     IO Pin 037 (P1-04): IOPort
hm2/hm2_7i96.0:     IO Pin 038 (P1-05): IOPort
hm2/hm2_7i96.0:     IO Pin 039 (P1-06): IOPort
hm2/hm2_7i96.0:     IO Pin 040 (P1-07): IOPort
hm2/hm2_7i96.0:     IO Pin 041 (P1-08): IOPort
hm2/hm2_7i96.0:     IO Pin 042 (P1-09): IOPort
hm2/hm2_7i96.0:     IO Pin 043 (P1-11): IOPort
hm2/hm2_7i96.0:     IO Pin 044 (P1-13): IOPort
hm2/hm2_7i96.0:     IO Pin 045 (P1-15): IOPort
hm2/hm2_7i96.0:     IO Pin 046 (P1-17): IOPort
hm2/hm2_7i96.0:     IO Pin 047 (P1-19): IOPort
hm2/hm2_7i96.0:     IO Pin 048 (P1-21): IOPort
hm2/hm2_7i96.0:     IO Pin 049 (P1-23): IOPort
hm2/hm2_7i96.0:     IO Pin 050 (P1-25): IOPort
hm2/hm2_7i96.0: registered
halcmd: show pin *8i20*
Component Pins:
Owner   Type  Dir         Value  Name
    14  float IN              0  hm2_7i96.0.8i20.0.0.angle
    14  float OUT           3.2  hm2_7i96.0.8i20.0.0.bus-voltage
    14  float OUT            24  hm2_7i96.0.8i20.0.0.card-temp
    14  float IN              0  hm2_7i96.0.8i20.0.0.current
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.fault.U-current
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.fault.U-current-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.fault.V-current
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.fault.V-current-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.fault.W-current
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.fault.W-current-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.fault.bus-high
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.fault.bus-high-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.fault.bus-overv
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.fault.bus-overv-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.fault.bus-underv
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.fault.bus-underv-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.fault.framingr
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.fault.framingr-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.fault.module
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.fault.module-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.fault.no-enable
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.fault.no-enable-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.fault.overcurrent
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.fault.overcurrent-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.fault.overrun
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.fault.overrun-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.fault.overtemp
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.fault.overtemp-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.fault.watchdog
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.fault.watchdog-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.status.brake-old
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.status.brake-old-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.status.brake-on
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.status.brake-on-not
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.status.bus-underv
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.status.bus-underv-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.status.current-lim
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.status.current-lim-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.status.ext-reset
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.status.ext-reset-not
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.status.no-enable
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.status.no-enable-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.status.pid-on
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.status.pid-on-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.status.sw-reset
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.status.sw-reset-not
    14  bit   OUT         FALSE  hm2_7i96.0.8i20.0.0.status.wd-reset
    14  bit   OUT          TRUE  hm2_7i96.0.8i20.0.0.status.wd-reset-not


Source file is just this:

loadrt trivkins 
loadrt motmod servo_period_nsec=1000000 num_joints=3
loadrt hostmot2
loadrt hm2_eth board_ip="10.10.10.10" config="firmware=hm2/7i96/7i96.BIT 
num_encoders=1 num_pwmgens=0 num_stepgens=5 sserial_port_0=00xxxx" 
setp   hm2_7i96.0.watchdog.timeout_ns 5000000

addf hm2_7i96.0.read          servo-thread
addf hm2_7i96.0.write         servo-thread

start



On Saturday, August 24, 2019 at 11:19:57 AM UTC-4, Michael Brown wrote:
>
> @Charles
> @Justin
> I suggest we take the SSerial debug issue here as this seems to apply 
> Globally to all the Mksocfpga project's
>
> https://github.com/machinekit/mksocfpga/issues/107#issuecomment-524558425
>
> What I have found is that SSerial pins are configured as ordinary I/O's so 
> ..:
> I'm currently quite convinced SSerial never has worked in Mksocfpga or has 
> been broken by a commit if someone has ever had it to work on the soc's 
> .....
>

-- 
website: http://www.machinekit.io blog: http://blog.machinekit.io github: 
https://github.com/machinekit
--- 
You received this message because you are subscribed to the Google Groups 
"Machinekit" group.
To unsubscribe from this group and stop receiving emails from it, send an email 
to machinekit+unsubscr...@googlegroups.com.
To view this discussion on the web visit 
https://groups.google.com/d/msgid/machinekit/6cece82d-20f9-4160-9e7e-9ec3c011a8f6%40googlegroups.com.

Reply via email to