Hi, I want to build a 7-core machine where 6 cores use l1_32K_ caches and the 7'th uses a l1_64K cache. I am having difficulties adapting the config file for this. Can this be done using the cache section and interconnection ?
Thanks _______________________________________________ http://www.marss86.org Marss86-Devel mailing list [email protected] https://www.cs.binghamton.edu/mailman/listinfo/marss86-devel
