On Mon, May 14, 2012 at 4:27 AM, mihai pricopi <[email protected]>wrote:
> Hi, > > I want to build a 7-core machine where 6 cores use l1_32K_ caches and > the 7'th uses a l1_64K cache. I am having difficulties adapting the > config file for this. > Can this be done using the cache section and interconnection ? > > It can be done, but its a little tricky configuration. First create machine with min_context and max_context set to 7. Create cores with insts: $NUMCORES In caches, create 6 instances of L1_32K_cache and 1 instance of L1_64K_cache and prefix them with same name 'L1_'. Now when you connect those caches to cores use standard '$' sign to map core-0 to L1_0 and so no. As your L1_64K_cache will be named as L1_6 (it starts with 0), your core-6 will be connected to L1_6. Try this configuration, and to make sure everything is created correctly, check the generated cpp file : 'build/sim/gen_YOUR_MACHINE_NAME.cpp'. - Avadh > > Thanks > > _______________________________________________ > http://www.marss86.org > Marss86-Devel mailing list > [email protected] > https://www.cs.binghamton.edu/mailman/listinfo/marss86-devel >
_______________________________________________ http://www.marss86.org Marss86-Devel mailing list [email protected] https://www.cs.binghamton.edu/mailman/listinfo/marss86-devel
