On Mon, 22 Mar 1999, shevek wrote:
> On Mon, 22 Mar 1999, Marco Antonio Simon dal Poz wrote:
>
> > For the most part of diskroms, DMA can be in page 1, because they have
> > access to FDC through addresses 7FF8h-7FFCh and also BFF8h-BFFCh, and they
> > transfer a small routine to F1BFh (or something like that) that allows a
> > disk transfer to happen in page 1.
>
> Is that MSX-standard or just the case on many MSXs?
The standard doesn't say anything about the method that the diskrom should
use. So, it's just the case on many MSXs. The standard only says that the
interface should use memory addresses to transfer data between CPU and
FDC.
Greetings from Brazil!
-----------------------------------------------------------------
Marco Antonio Simon Dal Poz http://www.lsi.usp.br/~mdalpoz
[EMAIL PROTECTED] "Apple" (c) Copyright 1767, Sir Isaac Newton
/"\
\ / CAMPANHA DA FITA ASCII - CONTRA MAIL HTML
X ASCII RIBBON CAMPAIGN - AGAINST HTML MAIL
/ \
****
MSX Mailinglist. To unsubscribe, send an email to [EMAIL PROTECTED] and put
in the body (not subject) "unsubscribe msx [EMAIL PROTECTED]" (without the
quotes :-) Problems? contact [EMAIL PROTECTED] (www.stack.nl/~wiebe/mailinglist/)
****
