It's done in FPGA code (verilog). I created a crude A-to-D converter using 
a resistor tree into 4 FPGA pins. The resistors are ratioed to give the 
FPGA indication when the anode voltage is 140,160, 180, or 200V. From 
there, the FPGA adjusts the duty-cycle of the DC-DC converter to change the 
voltage. I also use a soft-start on the HV DC to minimize Ldi/dt effects on 
the wiring, give the HV filter cap (0.3uF) a chance to charge-up, and 
minimize current-spiking the battery (my naive assumption is chemical 
reactions in a battery are not instantaneous).

-- 
You received this message because you are subscribed to the Google Groups 
"neonixie-l" group.
To unsubscribe from this group and stop receiving emails from it, send an email 
to neonixie-l+unsubscr...@googlegroups.com.
To post to this group, send an email to neonixie-l@googlegroups.com.
To view this discussion on the web, visit 
https://groups.google.com/d/msgid/neonixie-l/52443de9-b7db-4a03-a196-a07d9f37171f%40googlegroups.com.
For more options, visit https://groups.google.com/d/optout.

Reply via email to