On Tue, Jan 13, 2015 at 3:30 PM, Jens Bauer <jens-li...@gpio.dk> wrote:
>
> Does any of this sound familiar to anyone or perhaps ring a bell ?
>
Are you sure the chip isn't in reset? Measure the voltage on the reset pin.
Is it connected anywhere?
During reset you can access SRAM but on some STM32 family (don't remember
which) I have noticed that the flash is inaccessible. Sounds kind of
similar, although I'd expect the GPIO registers would not be writable in
reset.
BTW, did you resolve the STM32F407-DISCOVERY problem?
/Andreas
------------------------------------------------------------------------------
New Year. New Location. New Benefits. New Data Center in Ashburn, VA.
GigeNET is offering a free month of service with a new server in Ashburn.
Choose from 2 high performing configs, both with 100TB of bandwidth.
Higher redundancy.Lower latency.Increased capacity.Completely compliant.
http://p.sf.net/sfu/gigenet
_______________________________________________
OpenOCD-devel mailing list
OpenOCD-devel@lists.sourceforge.net
https://lists.sourceforge.net/lists/listinfo/openocd-devel
