Branch: refs/heads/staging
  Home:   https://github.com/qemu/qemu
  Commit: 88446cfe064440948e91415886517dd5aac07dc6
      
https://github.com/qemu/qemu/commit/88446cfe064440948e91415886517dd5aac07dc6
  Author: Inès Varhol <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    A tests/qtest/stm32l4x5.h
    M tests/qtest/stm32l4x5_gpio-test.c
    M tests/qtest/stm32l4x5_syscfg-test.c
    M tests/qtest/stm32l4x5_usart-test.c

  Log Message:
  -----------
  tests/qtest: Check STM32L4x5 clock connections

For USART, GPIO and SYSCFG devices, check that clock frequency before
and after enabling the peripheral clock in RCC is correct.

Signed-off-by: Inès Varhol <[email protected]>
Reviewed-by: Peter Maydell <[email protected]>
Reviewed-by: Luc Michel <[email protected]>
Reviewed-by: Philippe Mathieu-Daudé <[email protected]>
Message-id: [email protected]
[PMM: Added missing qtest_quit() call]
Signed-off-by: Peter Maydell <[email protected]>


  Commit: 8d3dfb6205a9e00dff30c09e4f6f0d274a090dbe
      
https://github.com/qemu/qemu/commit/8d3dfb6205a9e00dff30c09e4f6f0d274a090dbe
  Author: Strahinja Jankovic <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M hw/ssi/Kconfig
    A hw/ssi/allwinner-a10-spi.c
    M hw/ssi/meson.build
    M hw/ssi/trace-events
    A include/hw/ssi/allwinner-a10-spi.h

  Log Message:
  -----------
  hw/ssi: Allwinner A10 SPI emulation

This patch implements Allwinner A10 SPI controller emulation.
Only master-mode functionality is implemented.

Since U-Boot and Linux SPI drivers for Allwinner A10 perform only
byte-wide CPU access (no DMA) to the transmit and receive registers of
the peripheral, the emulated controller does not implement DMA control,
and supports only byte-wide access to transmit and receive registers
(half-word and word accesses will be treated as byte accesses).

Signed-off-by: Strahinja Jankovic <[email protected]>
Message-id: [email protected]
Reviewed-by: Peter Maydell <[email protected]>
Signed-off-by: Peter Maydell <[email protected]>


  Commit: 3341d1cb3786b4b60fc47fab4a4f647a7b636e76
      
https://github.com/qemu/qemu/commit/3341d1cb3786b4b60fc47fab4a4f647a7b636e76
  Author: Strahinja Jankovic <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M docs/system/arm/cubieboard.rst
    M hw/arm/Kconfig
    M hw/arm/allwinner-a10.c
    M include/hw/arm/allwinner-a10.h

  Log Message:
  -----------
  hw/arm: Add SPI to Allwinner A10

The Allwinner A10 SPI controller is added to the Allwinner A10
description, so it is available when Cubieboard is emulated.

Update the documentation for Cubieboard to indicate SPI availability.

Signed-off-by: Strahinja Jankovic <[email protected]>
Message-id: [email protected]
Reviewed-by: Peter Maydell <[email protected]>
Signed-off-by: Peter Maydell <[email protected]>


  Commit: 85a25670683b7672c9c309678cf13bad65f26588
      
https://github.com/qemu/qemu/commit/85a25670683b7672c9c309678cf13bad65f26588
  Author: Peter Maydell <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M hw/intc/omap_intc.c
    M include/hw/arm/omap.h

  Log Message:
  -----------
  hw/intc/omap_intc: Remove now-unnecessary abstract base class

The OMAP interrupt controller code used to have an omap-intc
class and an omap2-intc class, which shared common code via
the abstract class common-omap-intc. Now we have deleted
omap2-intc, we don't need the separate abstract base class;
fold int into omap-intc.

Suggested-by: Philippe Mathieu-Daudé <[email protected]>
Signed-off-by: Peter Maydell <[email protected]>
Reviewed-by: Philippe Mathieu-Daudé <[email protected]>
Message-id: [email protected]


  Commit: cd247eae16ab1b9ce97fd34c000c1b883feeda45
      
https://github.com/qemu/qemu/commit/cd247eae16ab1b9ce97fd34c000c1b883feeda45
  Author: Peter Maydell <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M hw/char/pl011.c

  Log Message:
  -----------
  hw/char/pl011: Use correct masks for IBRD and FBRD

In commit b88cfee90268cad we defined masks for the IBRD and FBRD
integer and fractional baud rate divider registers, to prevent the
guest from writing invalid values which could cause division-by-zero.
Unfortunately we got the mask values the wrong way around: the FBRD
register is six bits and the IBRD register is 16 bits, not
vice-versa.

You would only run into this bug if you programmed the UART to a baud
rate of less than 9600, because for 9600 baud and above the IBRD
value will fit into 6 bits, as per the table in
 
https://developer.arm.com/documentation/ddi0183/g/programmers-model/register-descriptions/fractional-baud-rate-register--uartfbrd

The only visible effects would be that the value read back from
the register by the guest would be truncated, and we would
print an incorrect baud rate in the debug logs.

Cc: [email protected]
Fixes: b88cfee90268 ("hw/char/pl011: Avoid division-by-zero in 
pl011_get_baudrate()")
Resolves: https://gitlab.com/qemu-project/qemu/-/issues/2610
Signed-off-by: Peter Maydell <[email protected]>
Reviewed-by: Alex Bennée <[email protected]>
Reviewed-by: Philippe Mathieu-Daudé <[email protected]>
Reviewed-by: Gavin Shan <[email protected]>
Message-id: [email protected]


  Commit: d5f42aac0492617b4ceaae88d1583a71f411d6f9
      
https://github.com/qemu/qemu/commit/d5f42aac0492617b4ceaae88d1583a71f411d6f9
  Author: Peter Maydell <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M MAINTAINERS
    R docs/devel/blkdebug.txt
    A docs/devel/testing/blkdebug.rst
    M docs/devel/testing/index.rst

  Log Message:
  -----------
  docs/devel/blkdebug: Convert to rST format

Convert blkdebug.txt to rST format.  We put it into index-build.rst
because it falls under the "test" part of "QEMU Build and Test
System".

Signed-off-by: Peter Maydell <[email protected]>
Reviewed-by: Thomas Huth <[email protected]>
Message-id: [email protected]


  Commit: 78ac2d8df6b39b6a7470677e9a8bced16df016c1
      
https://github.com/qemu/qemu/commit/78ac2d8df6b39b6a7470677e9a8bced16df016c1
  Author: Peter Maydell <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M MAINTAINERS
    R docs/devel/blkverify.txt
    A docs/devel/testing/blkverify.rst
    M docs/devel/testing/index.rst

  Log Message:
  -----------
  docs/devel/blkverify: Convert to rST format

Convert blkverify.txt to rST format.

Signed-off-by: Peter Maydell <[email protected]>
Reviewed-by: Thomas Huth <[email protected]>
Message-id: [email protected]


  Commit: 362dbb4f3fb6d706c9ec4438d22772344a8a8a07
      
https://github.com/qemu/qemu/commit/362dbb4f3fb6d706c9ec4438d22772344a8a8a07
  Author: Peter Maydell <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M MAINTAINERS
    M docs/devel/index-api.rst
    A docs/devel/lockcnt.rst
    R docs/devel/lockcnt.txt

  Log Message:
  -----------
  docs/devel/lockcnt: Convert to rST format

Convert docs/devel/lockcnt.txt to rST format.

Signed-off-by: Peter Maydell <[email protected]>
Message-id: [email protected]


  Commit: 4f0b3e0b9598eaa0f63b85d027b7a2cbcf4c5ebe
      
https://github.com/qemu/qemu/commit/4f0b3e0b9598eaa0f63b85d027b7a2cbcf4c5ebe
  Author: Peter Maydell <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M docs/devel/index-internals.rst
    A docs/devel/multiple-iothreads.rst
    R docs/devel/multiple-iothreads.txt

  Log Message:
  -----------
  docs/devel/multiple-iothreads: Convert to rST format

Convert docs/devel/multiple-iothreads.txt to rST format.

Signed-off-by: Peter Maydell <[email protected]>
Message-id: [email protected]


  Commit: 90655d815a202104721e342009c1357101a04985
      
https://github.com/qemu/qemu/commit/90655d815a202104721e342009c1357101a04985
  Author: Peter Maydell <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M MAINTAINERS
    M docs/devel/index-internals.rst
    A docs/devel/rcu.rst
    R docs/devel/rcu.txt

  Log Message:
  -----------
  docs/devel/rcu: Convert to rST format

Convert docs/devel/rcu.txt to rST format.

Signed-off-by: Peter Maydell <[email protected]>
Message-id: [email protected]


  Commit: 51483f6c84a844e92829bcd70bddade8f83bcc72
      
https://github.com/qemu/qemu/commit/51483f6c84a844e92829bcd70bddade8f83bcc72
  Author: Peter Maydell <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M MAINTAINERS
    M accel/accel-blocker.c
    M docs/devel/lockcnt.rst
    M hw/core/cpu-common.c
    M include/block/aio.h
    M include/hw/core/cpu.h
    A include/qemu/lockcnt.h
    M include/qemu/thread.h
    M util/aio-posix.c
    M util/aio-win32.c
    M util/async.c
    M util/fdmon-epoll.c
    M util/lockcnt.c

  Log Message:
  -----------
  include: Move QemuLockCnt APIs to their own header

Currently the QemuLockCnt data structure and associated functions are
in the include/qemu/thread.h header.  Move them to their own
qemu/lockcnt.h.  The main reason for doing this is that it means we
can autogenerate the documentation comments into the docs/devel
documentation.

The copyright/author in the new header is drawn from lockcnt.c,
since the header changes were added in the same commit as
lockcnt.c; since neither thread.h nor lockcnt.c state an explicit
license, the standard default of GPL-2-or-later applies.

We include the new header (and the .c file, which was accidentally
omitted previously) in the "RCU" part of MAINTAINERS, since that
is where the lockcnt.rst documentation is categorized.

Signed-off-by: Peter Maydell <[email protected]>
Reviewed-by: Philippe Mathieu-Daudé <[email protected]>
Acked-by: Paolo Bonzini <[email protected]>
Message-id: [email protected]


  Commit: 0ae50e8e1e3799d22ca3431f0f238608dc2a4d36
      
https://github.com/qemu/qemu/commit/0ae50e8e1e3799d22ca3431f0f238608dc2a4d36
  Author: Peter Maydell <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M docs/devel/lockcnt.rst
    M include/qemu/lockcnt.h

  Log Message:
  -----------
  docs/devel/lockcnt: Include kernel-doc API documentation

Pull in the kernel-doc API documentation into the lockcnt docs.
This requires us to fix one rST markup syntax error in the
header file comments.

Signed-off-by: Peter Maydell <[email protected]>
Message-id: [email protected]


  Commit: ff788b70223e46acf3008ca02ab77cad188ba997
      
https://github.com/qemu/qemu/commit/ff788b70223e46acf3008ca02ab77cad188ba997
  Author: Peter Maydell <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M hw/adc/Kconfig
    R hw/adc/max111x.c
    M hw/adc/meson.build
    R include/hw/adc/max111x.h

  Log Message:
  -----------
  hw/adc: Remove MAX111X device

The MAX111X ADC device was used only by the XScale-based
Zaurus machine types. Now they have all been removed, we can
drop this device model too.

Because this device is an SSI device, in theory it could be created
by users on the command line for boards with a different SSI
controller, but we don't believe users are doing this -- it would be
impossible on the command line to connect up the GPIO inputs which
correspond to ADC inputs, or the GPIO output which is an interrupt
line.  The only example a web search produces for "device max1111" or
"device max1110" is our own bug report
  https://gitlab.com/qemu-project/qemu/-/issues/2228
where it's used as an example of a bogus command that causes an
assertion in an aspeed machine type that wasn't expecting anything
other than flash devices on its SMC bus.

Signed-off-by: Peter Maydell <[email protected]>
Reviewed-by: Richard Henderson <[email protected]>
Reviewed-by: Philippe Mathieu-Daudé <[email protected]>
Message-id: [email protected]


  Commit: 513a1c4471ef9d5485ce2f9538b98fdfa4f5a3a4
      
https://github.com/qemu/qemu/commit/513a1c4471ef9d5485ce2f9538b98fdfa4f5a3a4
  Author: Peter Maydell <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M hw/gpio/Kconfig
    R hw/gpio/max7310.c
    M hw/gpio/meson.build

  Log Message:
  -----------
  hw/gpio: Remove MAX7310 device

The MAX7310 GPIO controller was used only by the XScale-based Zaurus
machine types.  Now they have been removed we can remove this device
model as well.

Because this device is an I2C device, in theory it could be created
by users on the command line for boards with a different I2c
controller, but we don't believe users are doing this -- it would be
impossible on the command line to connect up the GPIO inputs/outputs.
The only example a web search produces for "device max7310" is a user
trying to create this because they didn't realize that there was no
way to manipulate the GPIO lines.

Signed-off-by: Peter Maydell <[email protected]>
Reviewed-by: Richard Henderson <[email protected]>
Reviewed-by: Philippe Mathieu-Daudé <[email protected]>
Message-id: [email protected]


  Commit: 819946d275639ab4890b40fc0af71eca67f8c3b3
      
https://github.com/qemu/qemu/commit/819946d275639ab4890b40fc0af71eca67f8c3b3
  Author: Peter Maydell <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M hw/ide/Kconfig
    M hw/ide/meson.build
    R hw/ide/microdrive.c
    M include/hw/pcmcia.h

  Log Message:
  -----------
  hw/ide: Remove DSCM-1XXXX microdrive device model

The DSCM-1XXXX microdrive device model was used only by the
XScale-based Zaurus machine types.  Now they have been removed, we
can delete this device too.

Signed-off-by: Peter Maydell <[email protected]>
Reviewed-by: Richard Henderson <[email protected]>
Reviewed-by: Philippe Mathieu-Daudé <[email protected]>
Message-id: [email protected]


  Commit: de63376387bada2da5f5aee778bc07eb1d897c16
      
https://github.com/qemu/qemu/commit/de63376387bada2da5f5aee778bc07eb1d897c16
  Author: Peter Maydell <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M hw/Kconfig
    M hw/meson.build
    R hw/pcmcia/Kconfig
    R hw/pcmcia/meson.build
    R hw/pcmcia/pcmcia.c
    R include/hw/pcmcia.h

  Log Message:
  -----------
  hw: Remove PCMCIA subsystem

The only PCMCIA subsystem was the PXA2xx SoC and the machines
using it, which have now been removed. Although in theory
we have a few machine types which have PCMCIA (e.g. kzm,
the strongarm machines, sh4's sh7750), none of those machines
implement their PCMCIA controller, and they're all old and
no longer very interesting machine types.

Rather than keeping all the PCMCIA code in-tree without any
active users of it, delete it. If we need PCMCIA in future
we can always resurrect it.

Signed-off-by: Peter Maydell <[email protected]>
Reviewed-by: Philippe Mathieu-Daudé <[email protected]>
Reviewed-by: Richard Henderson <[email protected]>
Message-id: [email protected]


  Commit: 48cbe68670c115d6f0c7e87df6ec5bf9a5228528
      
https://github.com/qemu/qemu/commit/48cbe68670c115d6f0c7e87df6ec5bf9a5228528
  Author: Peter Maydell <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M hw/arm/Kconfig
    M hw/block/Kconfig
    R hw/block/ecc.c
    M hw/block/meson.build
    M hw/misc/Kconfig
    M include/hw/block/flash.h

  Log Message:
  -----------
  hw/block: Remove ecc

The ecc.c code was used only by the PXA2xx and OMAP2 SoC devices,
which we have removed, so it is now completely unused.

Note that hw/misc/eccmemctl.c does not in fact use any of the
code frome ecc.c, so that KConfig dependency was incorrect.

Signed-off-by: Peter Maydell <[email protected]>
Reviewed-by: Richard Henderson <[email protected]>
Reviewed-by: Philippe Mathieu-Daudé <[email protected]>
Message-id: [email protected]


  Commit: f7214f99ffb25651ee6f40521405794cc901422e
      
https://github.com/qemu/qemu/commit/f7214f99ffb25651ee6f40521405794cc901422e
  Author: Peter Maydell <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M docs/about/removed-features.rst
    M include/sysemu/sysemu.h
    M qemu-options.hx
    M system/globals.c
    M system/vl.c
    M ui/input.c

  Log Message:
  -----------
  vl.c: Remove pxa2xx-specific -portrait and -rotate options

The ``-portrait`` and ``-rotate`` options were documented as only
working with the PXA LCD device, and all the machine types using
that display device were removed in 9.2.

These options were intended to simulate a mobile device being
rotated by the user, and had three effects:
 * the display output was rotated by 90, 180 or 270 degrees
   (implemented in the PXA display device models)
 * the mouse/trackpad input was rotated the opposite way
   (implemented in generic code)
 * the machine model would signal to the guest about its
   orientation
   (implemented by e.g. the spitz machine model)

Of these three things, the input-rotation was coded without being
restricted to boards which supported the full set of device-rotation
handling, so in theory the options were usable on other machine
models with odd effects (rotating input but not display output).  But
this was never intended or documented behaviour, so we can reasonably
drop these command line arguments without a formal deprecate-and-drop
cycle for them.

Remove the options, and their implementation and documentation.
Describe the removal in removed-features.rst.

Signed-off-by: Peter Maydell <[email protected]>
Reviewed-by: Richard Henderson <[email protected]>
Reviewed-by: Philippe Mathieu-Daudé <[email protected]>
Message-id: [email protected]


  Commit: 8bd6072de367efaa95bfaedd0d2ef53fc88a69d5
      
https://github.com/qemu/qemu/commit/8bd6072de367efaa95bfaedd0d2ef53fc88a69d5
  Author: Akihiko Odaki <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M include/sysemu/dma.h

  Log Message:
  -----------
  dma: Fix function names in documentation

Ensure the function names match.

Signed-off-by: Akihiko Odaki <[email protected]>
Message-id: [email protected]
Reviewed-by: Peter Maydell <[email protected]>
Signed-off-by: Peter Maydell <[email protected]>


  Commit: f160a4f8d0ef322377db3519c0aa088ccd99edf1
      
https://github.com/qemu/qemu/commit/f160a4f8d0ef322377db3519c0aa088ccd99edf1
  Author: Chao Liu <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M hw/arm/xilinx_zynq.c

  Log Message:
  -----------
  hw/arm/xilinx_zynq: Add various missing unimplemented devices

Add unimplemented-device blocks to the xilinx_zynq board
corresponding to various devices documented in the TRM
and in the device tree.

See: ug585-Zynq-7000-TRM manual B.3 (Module Summary)

Signed-off-by: Chao Liu <[email protected]>
Reviewed-by: Peter Maydell <[email protected]>
[PMM: tweaked commit message. Removed the clearing of
 the ignore_memory_transaction_failures flag]
Signed-off-by: Peter Maydell <[email protected]>


  Commit: f774a677507966222624a9b2859f06ede7608100
      
https://github.com/qemu/qemu/commit/f774a677507966222624a9b2859f06ede7608100
  Author: Peter Maydell <[email protected]>
  Date:   2024-10-15 (Tue, 15 Oct 2024)

  Changed paths:
    M MAINTAINERS
    M accel/accel-blocker.c
    M docs/about/removed-features.rst
    R docs/devel/blkdebug.txt
    R docs/devel/blkverify.txt
    M docs/devel/clocks.rst
    M docs/devel/index-api.rst
    M docs/devel/index-internals.rst
    A docs/devel/lockcnt.rst
    R docs/devel/lockcnt.txt
    A docs/devel/multiple-iothreads.rst
    R docs/devel/multiple-iothreads.txt
    A docs/devel/rcu.rst
    R docs/devel/rcu.txt
    A docs/devel/testing/blkdebug.rst
    A docs/devel/testing/blkverify.rst
    M docs/devel/testing/index.rst
    M docs/system/arm/cubieboard.rst
    M docs/system/arm/stm32.rst
    M hw/Kconfig
    M hw/adc/Kconfig
    R hw/adc/max111x.c
    M hw/adc/meson.build
    M hw/arm/Kconfig
    M hw/arm/allwinner-a10.c
    M hw/arm/omap1.c
    M hw/arm/stm32f405_soc.c
    M hw/arm/stm32l4x5_soc.c
    M hw/arm/xilinx_zynq.c
    M hw/block/Kconfig
    R hw/block/ecc.c
    M hw/block/meson.build
    M hw/char/pl011.c
    M hw/core/clock.c
    M hw/core/cpu-common.c
    M hw/gpio/Kconfig
    R hw/gpio/max7310.c
    M hw/gpio/meson.build
    M hw/ide/Kconfig
    M hw/ide/meson.build
    R hw/ide/microdrive.c
    M hw/intc/arm_gicv3_cpuif.c
    M hw/intc/omap_intc.c
    M hw/meson.build
    M hw/misc/Kconfig
    M hw/misc/meson.build
    A hw/misc/stm32_rcc.c
    M hw/misc/stm32l4x5_syscfg.c
    M hw/misc/trace-events
    R hw/pcmcia/Kconfig
    R hw/pcmcia/meson.build
    R hw/pcmcia/pcmcia.c
    M hw/ssi/Kconfig
    A hw/ssi/allwinner-a10-spi.c
    M hw/ssi/meson.build
    M hw/ssi/trace-events
    M include/block/aio.h
    R include/hw/adc/max111x.h
    M include/hw/arm/allwinner-a10.h
    M include/hw/arm/omap.h
    M include/hw/arm/stm32f405_soc.h
    M include/hw/block/flash.h
    M include/hw/core/cpu.h
    A include/hw/misc/stm32_rcc.h
    M include/hw/misc/stm32l4x5_syscfg.h
    R include/hw/pcmcia.h
    A include/hw/ssi/allwinner-a10-spi.h
    A include/qemu/lockcnt.h
    M include/qemu/thread.h
    M include/sysemu/dma.h
    M include/sysemu/sysemu.h
    M qemu-options.hx
    M system/globals.c
    M system/vl.c
    A tests/qtest/stm32l4x5.h
    M tests/qtest/stm32l4x5_gpio-test.c
    M tests/qtest/stm32l4x5_syscfg-test.c
    M tests/qtest/stm32l4x5_usart-test.c
    M ui/input.c
    M util/aio-posix.c
    M util/aio-win32.c
    M util/async.c
    M util/fdmon-epoll.c
    M util/lockcnt.c

  Log Message:
  -----------
  Merge tag 'pull-target-arm-20241015-1' of 
https://git.linaro.org/people/pmaydell/qemu-arm into staging

target-arm queue:
 * hw/arm/omap1: Remove unused omap_uwire_attach() method
 * stm32f405: Add RCC device to stm32f405 SoC
 * arm/gicv3: add missing casts
 * hw/misc: Create STM32L4x5 SYSCFG clock
 * hw/arm: Add SPI to Allwinner A10
 * hw/intc/omap_intc: Remove now-unnecessary abstract base class
 * hw/char/pl011: Use correct masks for IBRD and FBRD
 * docs/devel: Convert txt files to rST
 * Remove MAX111X, MAX7310, DSCM-1XXXX, pcmcia devices (used only
   by now-removed omap/pxa2xx boards)
 * vl.c: Remove pxa2xx-specific -portrait and -rotate options
 * dma: Fix function names in documentation
 * hw/arm/xilinx_zynq: Add various missing unimplemented devices

# -----BEGIN PGP SIGNATURE-----
#
# iQJNBAABCAA3FiEE4aXFk81BneKOgxXPPCUl7RQ2DN4FAmcOeWEZHHBldGVyLm1h
# eWRlbGxAbGluYXJvLm9yZwAKCRA8JSXtFDYM3jCMD/482mpT1s+mrEJFWSJJXU4G
# 8kr4Zj6+NafbayJ0vHTkpSbkEbPxuvDiUqmlnbI+3o11i+Z3IyiaGZbba7dyNnKl
# 02MdQavL0dB+eMrcFNofRRvwvsposuj2ixgwTQe6L32HSFdHerVVwuhHM/wfwyCh
# DKt7gPRovD/7CtwDOSpyW7cK64WK1IUlE8VEsbFdQbCPkopm55LQ2sLT4TshadpG
# A6xcxyLN0x/lHgCmvijB1T09LSc1nQpUEQNIokC4f1Rmy6HNgGDYY1G7GAJf99mT
# nWhATuuhZThiYfRbN5KQoS9tGEUduxtkGhHiOgpdXpgc3cS7RusCHoqAnibpsVh3
# TgAkaRAX1d/jQ2KYR2h2jI3nh66ObhrFRT3dkzRZrIvmK9zeWUKmS9lzZ94aVfPH
# +MtBPwsO5OhzEABs8WpMY9V1nYaYDsFATMc1akUSaSLn1Er9Uz66NIk+J4Lob4P0
# 78IPvTmwvAIITiqQvkISsc37n5a2/toeaffU2hPKtQLlhyilWynEZA5YItrXSTuk
# gYIBxyZSbzGj/ofZ9T9C0GDLbhJp9ksNIpIqRUiHOH3z9b85r7HVZORp+COw/ZXR
# UGak6rpJ+XVOxVL/cPRTvZB0RbUHIZh7WLNH2G7Tfv4E4llqL81iuImHXVh/2CXO
# 9GWr9qbDLDYQ+BI7ipLAYg==
# =n2CA
# -----END PGP SIGNATURE-----
# gpg: Signature made Tue 15 Oct 2024 15:17:05 BST
# gpg:                using RSA key E1A5C593CD419DE28E8315CF3C2525ED14360CDE
# gpg:                issuer "[email protected]"
# gpg: Good signature from "Peter Maydell <[email protected]>" [ultimate]
# gpg:                 aka "Peter Maydell <[email protected]>" [ultimate]
# gpg:                 aka "Peter Maydell <[email protected]>" 
[ultimate]
# gpg:                 aka "Peter Maydell <[email protected]>" [ultimate]
# Primary key fingerprint: E1A5 C593 CD41 9DE2 8E83  15CF 3C25 25ED 1436 0CDE

* tag 'pull-target-arm-20241015-1' of 
https://git.linaro.org/people/pmaydell/qemu-arm: (28 commits)
  hw/arm/xilinx_zynq: Add various missing unimplemented devices
  dma: Fix function names in documentation
  vl.c: Remove pxa2xx-specific -portrait and -rotate options
  hw/block: Remove ecc
  hw: Remove PCMCIA subsystem
  hw/ide: Remove DSCM-1XXXX microdrive device model
  hw/gpio: Remove MAX7310 device
  hw/adc: Remove MAX111X device
  docs/devel/lockcnt: Include kernel-doc API documentation
  include: Move QemuLockCnt APIs to their own header
  docs/devel/rcu: Convert to rST format
  docs/devel/multiple-iothreads: Convert to rST format
  docs/devel/lockcnt: Convert to rST format
  docs/devel/blkverify: Convert to rST format
  docs/devel/blkdebug: Convert to rST format
  hw/char/pl011: Use correct masks for IBRD and FBRD
  hw/intc/omap_intc: Remove now-unnecessary abstract base class
  hw/arm: Add SPI to Allwinner A10
  hw/ssi: Allwinner A10 SPI emulation
  tests/qtest: Check STM32L4x5 clock connections
  ...

Signed-off-by: Peter Maydell <[email protected]>


Compare: https://github.com/qemu/qemu/compare/683147034eba...f774a6775079

To unsubscribe from these emails, change your notification settings at 
https://github.com/qemu/qemu/settings/notifications

Reply via email to