When I tried using flashrom and the file downloaded off John's site, I get
a failure result. If I flash back to the backup.bios it says sucess. Why
would this be happened on the Samsung 550?
On Tue, Aug 6, 2013 at 3:00 AM, wrote:
> Send coreboot mailing list submissions to
> coreboot@
On 21.06.2011 03:54, ali hagigat wrote:
I have a motherboard, Pentium III, 815/ICH2. How the CPU can be put
into the deep sleep state?
Is it possible to do it while not having the board schematic?
Sure read the sleep states in ICH2 datasheet.
--
Thanks,
Joseph Smith
Set-Top-Linux
On 22.05.2011 11:50, Gregg Levine wrote:
Hello!
I just ran the commands to update a previously checked out release.
And without any complaints or anything else repeatable it just worked.
Well that is a good thing :-)
Thank god for SVN :-)
--
Thanks,
Joseph Smith
Set-Top-Linux
On 04/28/2011 10:55 AM, Boris Shpoungin wrote:
Is there searchable version of this mail list which allows to search posts by
keywords?
Thanks
http://www.mail-archive.com/linuxbios@clustermatic.org/
http://blog.gmane.org/gmane.linux.bios/
--
Thanks,
Joseph Smith
Set-Top-Linux
on
http://blogs.coreboot.org.
Hello Hamo, Leandro, Stefan, and Tadas! Welcome to coreboot, glad to
have you :-)
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Happy Bunny Day Everyone!
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On 04/12/2011 05:10 PM, Stefan Reinauer wrote:
Hi,
just a heads up, I got romcc to segfault with the following sample program:
D'oh!
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On 04/10/2011 12:25 PM, Patrick Georgi wrote:
Am 10.04.2011 18:10, schrieb Joseph Smith:
How about spitting up the code using pre-processing directives? One for
arm and one for IA32? Just a thought.
AH
please. not. more. compile. time. options.
sorry I
ffset to other value than 0x0 so that we can put boot code
at the start of rom.
Which one should I take or Do we have any better choice?
Hope for your help.
How about spitting up the code using pre-processing directives? One for
arm and one for IA32? Just a thought.
--
Thanks,
Joseph Smith
Se
utors shouldn't be forced to
use git, especially since subversion has been used for aeons with
coreboot. Personally, I would be very unhappy to be forced to use git.
-1 to gitification
Yes Alex, I prefer svn over git 10 to 1.
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
corebo
onfigX(whatever the
datasheet tells you). The hard part is figuring out all the stuff the
datasheet doesn't tell you :(
Yeah and Intel is great at only giving you half the picture ;-)
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: corebo
Then we end up with a tree full of unfinished code. I would consider
acking something like config WIP_ARM or EXPERIMENTAL_ARM only because I
would be really happy to see arm support. Sorry.
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
disabled, since USB is disabled by default. It would be great if you
could suggest how to link that dependency.
Maybe instead libpayloads USB options should be enabled by default?
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
isual of the logical flow of coreboot in
general.
http://qa.coreboot.org/docs/doxygen/
I believe PPC was purged from the tree a little while ago so if you go
back some revisions you will be able to find it.
Hope that helps.
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
cor
at as a starting
point. Good Luck :-)
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On 03/29/2011 05:34 PM, Stefan Reinauer wrote:
* Joseph Smith [110329 23:00]:
Oh for reference:
"To enable configuration registers programming, entry key must
output twice to index port continuously. The entry key is decided by
power on setting pins RTS2#/PS_CONF_KEY1 and RTS3#/PS_CONF_KE
On 02/28/2011 02:16 AM, Rudolf Marek wrote:
Hi all,
Would someone be interrested if I write something about microcoded CPUs
controllers? Like the classic uCode ROM + ALU + Regs + IO unit?
Thanks,
Rudolf
Yeah sure :-)
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot
Hello I am in the new england area so NYC is not to far for me :-)
--
Sent from my Android phone with K-9 Mail. Please excuse my brevity.
Gregg Levine wrote:
On Fri, Mar 11, 2011 at 9:29 PM, David Hendricks wrote: >
Hey everyone, > Stefan and I are going to be @ Google in Mountain View hacking
..
> (i wrote your sentence about Satan,but i dont want to spend money on
> unworking system)
>
> I just need as much powerfull CPU as it can be to use with Coreboot.
Did you look here?
http://www.coreboot.org/Supported_Motherboards
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
or that is more evil and uncooperative than Satan, is not
> going to bring you happy respondents. We're getting tired of having to
> tell people that Intel does not provide the documentation needed to
> support their hardware.
>
> So, suck it up, and look at AMD's offering in
t: coreboot@coreboot.org
> http://www.coreboot.org/mailman/listinfo/coreboot
>
Could also be something is funky with your memory controller not
initializing correctly, this would cause bad SPD reads.
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
e
> point me to a location where information on this chip could be
> available ?
>
Good luck to you, no part of that board is currently supported by coreboot
it is simply way too old. Also good luck trying to find any datasheets for
something that old.
--
Thanks,
Joseph Smith
Set-T
On 03/09/2011 08:04 PM, Alex G. wrote:
On 03/10/2011 02:30 AM, Joseph Smith wrote:
Yes I am a little confused. Alex did you actually test CAR on a Socket
604 board? Or is this all just abuilded?
I researched the matter, found that those CPUs support it, and I even
found that a board already
test CAR on a Socket
604 board? Or is this all just abuilded?
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
ged
> YABEL's behaviour to account for that.
>
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On 03/02/2011 05:03 PM, Alex G. wrote:
On 03/02/2011 11:41 PM, Joseph Smith wrote:
On 03/02/2011 04:38 PM, Peter Stuge wrote:
Alex G. wrote:
Add support for ASUS K8X-X SE motherboard.
..
Linux cannot complete booting.
Also not with acpi=off so that it uses the mptable?
Yes. It fails to
x why don't you leave acpi out for now, Linux doesn't need it to
boot. I would concentrate on your IRQ routing issue.
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On 03/02/2011 12:03 PM, Andy wrote:
How to use the coreboot-5917 software??
$ svn co svn://coreboot.org/coreboot/trunk coreboot -r 5917
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
point we can not allow GPLv3 code in the
repository, as the resulting image will be GPLv2.
Can you please back this out, Peter? (Or Alexandru, send a license
update if licensing your files under GPLv2 is ok for you)
Stefan
Wow! That is a big no, no.
--
Thanks,
Joseph Smith
Set-Top-Linux
ake them have such
'''Living Insurance''' in a certain period of time that will make those
people have its best ways in living.
coreboot is selling life insurance now?
Is this in case of electro static discharge?
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
e x86 assembly
courses, cause I know some of you get sick of my assembly questions :-)).
Could I be considered a student candidate for GSoC?
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
them, many thanks, you know who you are :-)
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
really compare AMD to Intel, the same way you cannot compare
an athlete to an old fart. :)
The day Intel directly contributes code to coreboot will be the day
monkeys land on mars.
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http
27;s not mapped properly).
>
>
I think the best approach would be to setup a simple mainboard /
northbridge / southbridge dir with just the bare minimum and get raminit
working. After that you can worry about things like cmos, vga, etc. No need
to make things to complicated right off the bat, your just end up with a
headache :-)
Well I hope this helps.
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On 02/16/2011 05:15 AM, ali hagigat wrote:
Joe,
I wonder if you can answer my questions if you really know about them.
I do not have any mother board with Coreboot support now. I am
reviewing the code statically.
Regards
On Wed, Feb 16, 2011 at 1:35 PM, Joseph Smith wrote:
On Wed, 16 Feb
gt;
Why don't you try it and find out!
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
The software is not yet done, except a prototype microcontroller program
> that can read and program SPI ROMs. It is controlled by "flashrom" from
> Linux host. It can communicate via serial port using the "serial
> programmer" protocol. Flashrom program was
On 01/27/2011 10:26 AM, Joseph Smith wrote:
On Thu, 27 Jan 2011 07:02:04 -0700, Myles Watson wrote:
On Thu, Jan 27, 2011 at 6:38 AM, Joseph Smith
wrote:
On Thu, 27 Jan 2011 06:15:34 -0700, Myles Watson
wrote:
On Thu, Jan 27, 2011 at 5:29 AM, Joseph Smith
wrote:
Hello,
Working on a
On Thu, 27 Jan 2011 07:02:04 -0700, Myles Watson wrote:
> On Thu, Jan 27, 2011 at 6:38 AM, Joseph Smith
wrote:
>>
>>
>> On Thu, 27 Jan 2011 06:15:34 -0700, Myles Watson
> wrote:
>>> On Thu, Jan 27, 2011 at 5:29 AM, Joseph Smith
>> wrote:
>&g
On Thu, 27 Jan 2011 06:15:34 -0700, Myles Watson wrote:
> On Thu, Jan 27, 2011 at 5:29 AM, Joseph Smith
wrote:
>> Hello,
>> Working on a new CK804 board
> Which board did you base it on? What are the differences?
>
I based it on the Asus A8N-E. The only differences are:
coreboot (CPU's, CK804, and SuperIO). This being my first AMD board
any key tips would be great... like how to find gpios...etc. Too bad
there is no public datasheet for CK804
Also is PCIE-1x and PCIE-16x both working on the CK804?
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinu
a trivial thing but
Acked-by: Joseph Smith
It would be really nice to be able to choose Kconfig options for the INT15
Handler ;-)
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
ved security by
> isolating hardware access - this patch doesn't improve or degrade
> security as the memory regions in question were already copied back
> after emulation before this patch.
>
>
> Signed-off-by: Patrick Georgi
Nice work!
Acked-by: Joseph Smith
efore?
Is there a simple way to verify/read the raw data after coreboot is
copied to memory? Help?
Here is my bootlog: http://coreboot.pastebin.com/KNyMM9xZ
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailma
ead on this list, I got the '630 datasheet,
> but I don't know for sure what is different between it (the 630) and
> my chip (630ET).
>
> Appreciate all the help I can get for this one.
Sweet! I have a bunch of SIS 630 boards laying around, anything I can do to
help just let m
LMFAO !!!
"Patrick Georgi" wrote:
>Am 03.01.2011 13:14, schrieb ali hagigat:
>> How .cb files are created?
>Creative work of human beings.
>
>> and what they are used for?
>All kinds of things.
>
>In case you're wondering (which might qualify you for the creative work
>mentioned above at least):
the i82801BA ICH2
southbridge... two completely different things... are you sure you know
what your doing???
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On Mon, 20 Dec 2010 22:53:13 -0500, Keith Hui wrote:
>
> Joseph, now go fix i810. ;-)
>
Sorry, It will not be for a while
I am to busy working on other things at the moment. Maybe Uwe, Anders, or
anyone else contributing to i810?
--
Thanks,
Joseph Smith
Set-
...
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
hacked/cracked copy's of their
blobs re-distributable...
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
, great point Peter! The MBI binary bolb modules ***-have-*** to be
aligned in order for the VGA Bios to read them, other wise they are
useless blobs of crap, and the VGA Bios is smart enough to know that and
reject them.
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot
On 12/15/2010 09:10 AM, Patrick Georgi wrote:
Am Mittwoch, 15. Dezember 2010, um 14:36:51 schrieb Joseph Smith:
Hmm, still a little confused what you mean here. So your patch just
reworks the code to handle all binary blobs the same???
It provides an easier way to add binary components.
Right
On 12/15/2010 06:51 AM, Patrick Georgi wrote:
Hi,
We have a couple of chipsets in the tree that require external data in CBFS,
sometimes with placement requirements (eg. for embedded controllers), and
there will be more of that kind to come.
Right now, we're adding Kconfig options for each and e
mp;num=2
If something broke during this checkin please be a pain
in ruik's neck until the issue is fixed.
If this issue is not fixed within 24h the revision should
be backed out.
Best regards,
coreboot automatic build system
Oh, no...
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On 12/09/2010 05:41 PM, Stefan Reinauer wrote:
* Jonas Bülow [101209 22:36]:
SerialICE sounds interesting. Is the project still alive?
Yes, it is. Alive and waiting for contributions. :-)
Stefan
It is as alive as you want to it to be Jonas :-)
--
Thanks,
Joseph Smith
Set-Top-Linux
On 12/03/2010 10:32 AM, Joseph Smith wrote:
On Fri, 03 Dec 2010 10:02:57 -0500, Joseph Smith
wrote:
Hello,
Just an FYI for anyone interested in a cheap powerful server board to
develop coreboot on:
IWILL DK8S2, comes with two 2.2GHz dual core Opterons for a steal at
$29.99
and there is 248
On Fri, 03 Dec 2010 10:02:57 -0500, Joseph Smith
wrote:
> Hello,
> Just an FYI for anyone interested in a cheap powerful server board to
> develop coreboot on:
>
> IWILL DK8S2, comes with two 2.2GHz dual core Opterons for a steal at
$29.99
> and there is 248 of them avail
-/230548264166?pt=Motherboards&hash=item35adbf54e6
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Hello,
I was just looking a iWill DK8S2 Opteron board but can not find the iWill
website on the web. Anyone know what happened to them?
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
>
> ---
>
Nice!
Acked-by: Joseph Smith
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Hello,
I am in desperate need of a full (all tables) ACPI dump from somone with a
i852 or i855 chipset. You can send it to me offlist if you like. Thanks in
advance.
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http
On Wed, 10 Nov 2010 19:29:45 -0800, Stefan Reinauer
wrote:
>
>
> Sent from my mobile phone
>
> On 10.11.2010, at 17:36, Joseph Smith wrote:
>> Not so sure about AMD chips but I know Intel chips reserve memory just
> below 4Gb for vga buffer. As for resource ranges I
On 11/10/2010 07:30 PM, Scott Duplichan wrote:
-Original Message-
From: Joseph Smith [mailto:j...@settoplinux.org]
Sent: Wednesday, November 10, 2010 05:42 PM
To: Scott Duplichan
Cc: 'Patrick Georgi'; coreboot@coreboot.org
Subject: Re: [coreboot] [PATCH] Avoid hang when 4GB or
10);
What logic should deduct the reserved range from the DRAM range before
this code runs?
Hmm. The UMA resource should be in high memory. And code should say if
UMA high memory resource is used do not allocate c. Interesting.
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
ouple of post codes, or have the
> system fail when decompressing ramstage at the latest (because RAM init
> failed for some reason).
>
>
Yes, sounds to me more like a raminit issue more than a CAR issue.
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
seems that you you have
a lot of research and development ahead of you.
Is it possible to have ACPI support for a board without SMM?
Sure can, it may have some limits though without a SMI Handler (SMM).
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list
y one mainboard will successfully compile and
generate the coreboot.rom
It is Intel D945GCLF motherboard.
The source code I used is coreboot v4 lastest version.
It would be great if someone could confirm this, thank you very much!
Best,
Fengwei
Ahh ICH4 also supports SMM :-)
--
Thanks,
Joseph
On 10/21/2010 11:01 AM, fengwei zhang wrote:
On Thu, Oct 21, 2010 at 10:52 AM, Joseph Smith mailto:j...@settoplinux.org>> wrote:
On Thu, 21 Oct 2010 09:50:44 -0400, fengwei zhang
mailto:namedy...@gmail.com>>
wrote:
> Hi,
>
> It seems like cor
.rom image. In
other
> words, coreboot BIOS doesn't use any code under src/cpu/x86/smm/.
> Since SMM is a special mode, am I supposed to use other ways to compile
SMM
> mode code?
> Thank you very much!
>
>
Well that is really not good!
What kind of board are you trying to co
On 10/14/2010 06:27 PM, Uwe Hermann wrote:
On Thu, Oct 14, 2010 at 08:58:35AM -0700, Stefan Reinauer wrote:
On 14.10.2010, at 05:38, Joseph Smith wrote:
Anyways why can't cpu specific features be implemented at the model level and
not at the socket level???
Because SSE, SSE2 and MM
On 10/14/2010 08:35 AM, Joseph Smith wrote:
On 10/13/2010 03:00 PM, Uwe Hermann wrote:
Hi,
patch is committed with Peter's ack in r5949 as it's not really directly
related to this discussion and also boot-tested by me on MSI MS-6178
as mentioned in the patch description.
On Wed, Oc
On 10/13/2010 03:00 PM, Uwe Hermann wrote:
Hi,
patch is committed with Peter's ack in r5949 as it's not really directly
related to this discussion and also boot-tested by me on MSI MS-6178
as mentioned in the patch description.
On Wed, Oct 13, 2010 at 09:50:52AM -0400, Joseph Smith
On 10/13/2010 01:24 AM, Warren Turkal wrote:
On Tuesday 12 October 2010 19:22:43 Joseph Smith wrote:
FC-PGA's support SSE2 while the PGA's do not. that is the difference. I
created FC_PGA370 to make the CAR coversion simpler. Hope that helps.
I must be misunderstanding this entire
than the options in the
FC_PGA370 socket.
Thanks,
wt
On Tuesday 12 October 2010 15:08:22 Uwe Hermann wrote:
See patch.
Uwe.
FC-PGA's support SSE2 while the PGA's do not. that is the difference. I
created FC_PGA370 to make the CAR coversion simpler. Hope that helps.
--
Thanks,
Jo
OARD_DIR
string
Hello Warren,
Unfortunately I do not have alot of coreboot time right now, but I will
try to test it this next week sometime. Yes I am the one who wrote the
code for this board; it is my freenas box at the moment :-)
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settopl
ch
here, I would like to ask if int0x42 is the same as int0x10 and if we
could assume the same handler for both of them to avoid such error?
Thanks,
Tadas S.
Yes int42 is the alternate of int10
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboo
; Coreboot
> image is not in those formats, means it is not in elf, COFF formats? It
is
> an executable file.
Can you please explain why you are so interested in coreboot's
build("make") process?
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboo
On Tue, 03 Aug 2010 19:14:51 +0200, Stefan Reinauer
wrote:
> New version, also drop unused CAR descriptors from romstage GDT.
Yeah, I really like the macros, it makes it easier to read. I would like to
test it first before I ack it.
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.
/build/coreboot/filo> make menuconfig
> Libpayload config for FILO.
> can't find file /root/build/coreboot/filo/../libpayload/Config.in
> make: *** [menuconfig] Error 1
>
> How can i correct it?
>
You need libpayload first. Please follow instructions on the wiki:
http://
gt;
> I'm not too happy with this change.
>
> - the change definitely breaks the i82830 MBI code
OOhh, we can't have this happening.
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On Sun, 01 Aug 2010 20:01:19 +0200, Stefan Reinauer
wrote:
> See patch.
As far as the CONFIG_USE_INIT, if nothing is using it and we have no tester
for the ASROCK...I say drop it and the associated code.
Acked by: Joseph Smith
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.
HSEG.
I don't really understand where the security hole is?
Can you explain a little more in depth?
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
has the built-in NM-10 video
> onboard, and also includes a PCI-E 1x ION graphics card. I will try to
> get both working.
>
Sweet! Good Luck Corey :-)
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
code used by the Lippert Frontrunner
board) which i had to fix.
It is ABUILD tested and boot tested on my Wyse S50.
Signed-off-by: Nils Jacobs
Acked-by: Joseph Smith
V2: Add newline at end of file src/cpu/amd/model_gx2/Makefile.inc.(thanks
to
Peter for spo
demo :-)
By the way Ron, is there a page on the wiki or somewhere that gives a
little history I can use?
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On 07/24/2010 01:12 AM, ali hagigat wrote:
You can talk about the Makefile too. How Coreboot is built in a typical
scenario and by what tools.
You mean Kconfig and crossgcc?
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http
sprouted off of the
coreboot tree.
5. Talk about how the code process flows and how you(audiance) can start
to develop coreboot.
6. Open for Question and Answer time.
--
Do you guys think there is anything else I should touch on?
--
Thanks,
Joseph Smith
Set-Top
e my .config file, maybe it helps...
>>
>> Please, help me. What am I doing wrong?
>Can you please send a serial console log along?
>Stefan
Attaching serial port log.
Thanks!
At first glance, it looks like there is something wrong with your mtrr
setup. Maybe something w
the way side.
It has been a few revisions since your original patch.
As long as you can send a working/tested updated patch to the list:
Acked-by: Joseph Smith
Thanks for the heads up!
At the moment i have no time to update/test the patch, maybe in a few days.
I will delete the unused code if
patch.
As long as you can send a working/tested updated patch to the list:
Acked-by: Joseph Smith
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Yes v3
is kind of abandone, and we jumped to v4. v4 has same basic structure as v2
but we are now using Kconfig for our build system, don't get me wrong
though... alot has changed sinse v2 so dive in:-)
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
every SuperIO has many GPIO lines.
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On 07/07/2010 11:10 AM, Myles Watson wrote:
Kill a few more warnings.
Signed-off-by: Myles Watson
Thanks,
Myles
Acked-by: Stefan Reinauer
Rev 5656.
Ah, thanks Myles, I actually had alot of those changes already in my
ICH2 Overhaul coming soon.
--
Thanks,
Joseph Smith
Set-Top-Linux
cessor? Or any
> other reasons?
>
> Can I hear about your ideas?
>
> Thanks for all considerations
>
Very cool idea.
I think SerialICE debugging may be alot easier, give you better results,
and alot more information.
http://www.serialice.com
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
rks for you, I am located in the US.
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On Mon, 28 Jun 2010 11:17:34 +0200, Stefan Reinauer
wrote:
> On 6/28/10 5:08 AM, Joseph Smith wrote:
>> I am getting this error on the wiki:
>>
>> http://www.coreboot.org/File:Paraflashersch.jpg
>>
>> any ideas?
>>
>
> http://www.coreboot.
I am getting this error on the wiki:
http://www.coreboot.org/File:Paraflashersch.jpg
any ideas?
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
code used by the Lippert Frontrunner
board) which i had to fix.
It is ABUILD tested and boot tested on my Wyse S50.
Signed-off-by: Nils Jacobs
Patch and bootlog attached.
I hope someone will find some time to review this rather large patch.
Thanks,Nils.
Sweet!
--
Thanks,
Joseph Smith
Set
ndle it?
>
> Try tools/buildrom.py in the SeaBIOS repository at
> git://git.linuxtogo.org/home/kevin/seabios.git
>
> http://git.linuxtogo.org/?p=kevin/seabios.git;a=blob;f=tools/buildrom.py
>
>
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On 06/22/2010 04:49 AM, Rudolf Marek wrote:
Hi,
I have done a ROMCC version too. Stay tuned. Btw this means that
SerialICE over Ethernet is closer too.
YAHOO! This is great news for serialice Rudolf :-)
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list
1 - 100 of 957 matches
Mail list logo