I guess it was too good to be true. When I actually -used- StaticInstPtr
by itself, gcc didn't like passing an incomplete type by value.
Gabe Black wrote:
In the process of implementing this, I wound up creating an include loop
between static_inst.hh and sim/faults.hh. All I really needed was
---
This is an automatically generated e-mail. To reply, visit:
http://reviews.m5sim.org/r/217/#review326
---
Ship it!
- Nathan
On 2010-08-23 09:39:10, Ali Saidi wrote:
---
This is an automatically generated e-mail. To reply, visit:
http://reviews.m5sim.org/r/218/#review327
---
I'm not really qualified to review this diff, and I'd assume ship it
---
This is an automatically generated e-mail. To reply, visit:
http://reviews.m5sim.org/r/219/#review328
---
Again, I can't review this very well. I say ship it unless someone
---
This is an automatically generated e-mail. To reply, visit:
http://reviews.m5sim.org/r/223/#review330
---
I say ship it if nobody objects
- Nathan
On 2010-08-23 09:38:01, Ali
---
This is an automatically generated e-mail. To reply, visit:
http://reviews.m5sim.org/r/224/#review331
---
src/arch/arm/isa.cc
http://reviews.m5sim.org/r/224/#comment439
You
Hello,
This is related to the bug reported in
http://www.mail-archive.com/m5-us...@m5sim.org/msg03669.html.
According to Gabriel's response a possible fix would be using the copyRegs()
function defined in the ISA for the same task, and it actually seems to work.
Is there any reason that O3
Thanks for heads up Gabe. Yep I missed that.
It turns out there a few things currently broken with the ruby config scripts.
I'll be pushing some changes momentarily.
Brad
-Original Message-
From: m5-dev-boun...@m5sim.org [mailto:m5-dev-boun...@m5sim.org] On
Behalf Of Gabe Black
changeset 9bd6e86476d2 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=9bd6e86476d2
description:
MOESI_hammer: fixed bug for dma reads in single cpu systems
diffstat:
src/mem/protocol/MOESI_hammer-cache.sm | 43 ++---
1 files changed, 29
changeset acf43d6bbc18 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=acf43d6bbc18
description:
testers: move testers to a new directory
This patch moves the testers to a new subdirectory under src/cpu and
includes
the necessary fixes to work with
changeset d8112aa18a1b in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=d8112aa18a1b
description:
config: fixed ruby dma device connections
diffstat:
configs/common/FSConfig.py | 5 +++--
configs/example/ruby_fs.py | 2 +-
changeset a322932de08f in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=a322932de08f
description:
config: changed ruby config file names to be consistent
diffstat:
configs/example/memtest-ruby.py | 161
Everyone ok with this?
Thanks,
Ali
On Aug 24, 2010, at 5:24 PM, Ali Saidi wrote:
The previous change caused o3 boot on Alpha/Linux to fail since the max
deptag wasn't Ctrl_DepTag + NumMiscRegs but rather needed to also know
about the internal processor registers. I think it's good to keep
Looks fine to me.
Steve
On Tue, Aug 24, 2010 at 8:12 PM, Ali Saidi sa...@umich.edu wrote:
Everyone ok with this?
Thanks,
Ali
On Aug 24, 2010, at 5:24 PM, Ali Saidi wrote:
The previous change caused o3 boot on Alpha/Linux to fail since the max
deptag wasn't Ctrl_DepTag + NumMiscRegs but
Me to.
Gabe
Steve Reinhardt wrote:
Looks fine to me.
Steve
On Tue, Aug 24, 2010 at 8:12 PM, Ali Saidi sa...@umich.edu wrote:
Everyone ok with this?
Thanks,
Ali
On Aug 24, 2010, at 5:24 PM, Ali Saidi wrote:
The previous change caused o3 boot on Alpha/Linux to fail since the
15 matches
Mail list logo
