for serial console support, good
integration flexibility, redundant booting support, and bootup speed.
I would really like to talk to someone at Tyan or on the LinuxBIOS
mailing list about how we might accomplish this. This is a serious
application in avionics.
Thanks,
Jeremy
--
Jeremy Jackson
system, and
it should boot from the PCI card. Well there's some fantasy involved in
this one :)
Cheers,
Jeremy
--
Jeremy Jackson
Coplanar Networks
(519)897-1516
http://www.coplanar.net
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org
Any suggestions? The top block swap in intel's ICH2 helps, but the
ICH/ICH0 doesn't have that feature, and that's what the Dell Optiplex
GX110 has.
Has anyone run across a prototyping socket for a TSOP?
--
Jeremy Jackson
Coplanar Networks
(519)897-1516
http://www.coplanar.net
code
in the soldered in flash chip, and re-flash it.
Bari Ari wrote:
Jeremy Jackson wrote:
Any suggestions? The top block swap in intel's ICH2 helps, but the
ICH/ICH0 doesn't have that feature, and that's what the Dell Optiplex
GX110 has.
Has anyone run across a prototyping socket for a TSOP
ron minnich wrote:
On Wed, 1 Sep 2004, Jeremy Jackson wrote:
. = 0x8;
.code32
jmp protected_start
.previous
note the offset of 8. this is called by code once we're in protected mode.
This is not the reset vector
I gathered that, I was wondering what code
. = 0x8;
.code32
jmp protected_start
.previous
What in the world would use this? Is there am i386 CPU that starts in
protected mode?
--
Jeremy Jackson
Coplanar Networks
(519)897-1516
http://www.coplanar.net
an ELF symbol table as a jump table, or at least as the source of
information to build one.
--
Jeremy Jackson
Coplanar Networks
(519)897-1516
http://www.coplanar.net
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org/mailman
Eric W. Biederman wrote:
Jeremy Jackson [EMAIL PROTECTED] writes:
Has anyone pursued this feature of the i8xx series chipsets? Seems it could do
what the Bios saviour does, even for boards with a soldered on flash chip.
Largely this requires a cooperative BIOS if you want to restore to something
some pointers, I find this a bit cryptic.
--
Jeremy Jackson
Coplanar Networks
(519)897-1516
http://www.coplanar.net
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org/mailman/listinfo/linuxbios
when written to flash.
--
Jeremy Jackson
Coplanar Networks
(519)897-1516
http://www.coplanar.net
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org/mailman/listinfo/linuxbios
ron minnich wrote:
On Tue, 24 Aug 2004, Jeremy Jackson wrote:
I can't believe it's this easy! From newb to 1st mobo up in 24 hours.
now you have to write up your experiences for the web page. That title
above will do :-)
Sadly my writeup will have to include taking a voltage reading
to *any* PC, like the PC Weasel,
but real cheap.
Cheers,
Jeremy
--
Jeremy Jackson
Coplanar Networks
(519)897-1516
http://www.coplanar.net
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org/mailman/listinfo/linuxbios
the MTD drivers in Linux.
Regards,
Jeremy
--
Jeremy Jackson
Coplanar Networks
(519)897-1516
http://www.coplanar.net
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org/mailman/listinfo/linuxbios
anywhere.
Regards,
Jeremy
--
Jeremy Jackson
Coplanar Networks
(519)897-1516
http://www.coplanar.net
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org/mailman/listinfo/linuxbios
Etherboot 5.2.5 (GPL) http://etherboot.org Tagged ELF for [EEPRO100]
init_heap: No heap found.
ron minnich wrote:
On Tue, 24 Aug 2004, Jeremy Jackson wrote:
Hi,
I'm getting C1 (pause 6 seconds) C6, hang on the post card. I modified
the smartcore-p3 (also 440BX based. Possibly there's 0x10
Jeremy Jackson wrote:
Any ideas about the etherboot no heap found?
Seems 16M isn't enough. swapping for a 256M DIMM fixes it. Son of a
gun it boots fast! I can't stop giggling.
--
Jeremy Jackson
Coplanar Networks
(519)897-1516
http://www.coplanar.net
-PIC cascade
4:869 XT-PIC serial
5: 0 XT-PIC eth0
14: 2271 XT-PIC ide0
NMI: 0
LOC: 65255
ERR: 0
MIS: 0
Included is linuxbios, Linux output, and lspci -v and -vv for NIC.
--
Jeremy Jackson
Coplanar Networks
(519
the checksum to: 0x73
I will try what it suggests.
Where is this information used? By Linuxbios or Linux?
What messages would indicate that either of those has detected the table
correctly or incorrectly?
Regards,
Jeremy
--
Jeremy Jackson
Coplanar Networks
(519)897-1516
http://www.coplanar.net
to correct the checksum in irq_tables.c that getpir generated.
Shouldn't the generated file have the right checksum? Or maybe it
doesn't matter.
I can't believe it's this easy! From newb to 1st mobo up in 24 hours.
Thanks for your help guys.
Cheers,
Jeremy
--
Jeremy Jackson
Coplanar Networks
(519)897
Hi,
I see this chipset is in freebios, but not freebios2. I've been out of
the loop for a while. Can anyone give me some current status info on
this board/chipset? I see it listed as unstable
Regards,
Jeremy
--
Jeremy Jackson
Coplanar Networks
(519)897-1516
http://www.coplanar.net
that
I have to do is move some code around so the hdparm -U/-R and -b stuff
is a bit easier to work with.
So, I guess my question should be: Does anyone have and IDE drive
working with UDMA under LinuxBIOS/Linux? If so, please tell me what
chipset(s).
Thanks,
Jeremy
Bari Ari wrote:
Jeremy
ron minnich wrote:
I need something that comes in at ca. $25 ...
Perhaps a high end 450W power supply (cost divided by 4) with a custom
Y cable from a cable maker. In quantity the cables might be cheap
enough. Someone will have to calculate a power budget for each voltage.
It would be best
Hi,
I have an application for IDE hdd hotswap, and I'm trying to determine
the best chipset. I think one thing to consider is the ability or
Linux/LinuxBIOS to completely initialize the chipset from power on reset
to use UltraDMA (133 if possible). If it can do that, logically it can
re-do
On Thu, 2003-03-13 at 19:14, Spirit wrote:
an NULL function pointer. An small if statement fixes that, but the
tool still can't detect the installed flash part properly. The part is
JEDEC-compliant, but probe_jedec doesn't return correct id's for it,
I think a lot of these devices operate
On Thu, 2003-02-27 at 13:39, Xavier Pegenaute wrote:
Hi,
normally when a mainboard's specification say that has 2Mb of Flash ROM,
are 2Mbits or Mbytes ..?
It's 2Mi bits, Mi = 1024 * 1024. /8 = 256 Ki bytes. Ki= 1024
--
Jeremy Jackson [EMAIL PROTECTED
.
Looking at -fcall-saved-REG it seems that %esp and %ebp may be off
limits for gcc, but the info docs are a little vague, perhaps it must be
tried to be proven one way or the other. Inline assemply may allow them
to be used, but that would almost be back where we started.
--
Jeremy Jackson [EMAIL
.
--
Jeremy Jackson [EMAIL PROTECTED]
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org/mailman/listinfo/linuxbios
On Thu, 2003-02-20 at 02:10, Nicholas Mistry wrote:
2. What type of bios savior options are there for laptops? or is that
just a pipe dream at this point?
I plan to use a PLCC extractor on mine. Not an option for everyone
though.
--
Jeremy Jackson [EMAIL PROTECTED
on one in a store.
LinuxBIOS support is one criterion, ATI or other open-source DRI
supported 3d graphics is another.
--
Jeremy Jackson [EMAIL PROTECTED]
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org/mailman/listinfo/linuxbios
I'm looking at bits and pieces of a TI/Acer Extensa 455T laptop, and I
would like to try LinuxBIOS for it if I can get the datasheet. I wrote
ALI, but I'm not getting my hopes up.
--
Jeremy Jackson [EMAIL PROTECTED]
___
Linuxbios mailing list
[EMAIL
On Wed, 2003-02-19 at 10:51, Ronald G. Minnich wrote:
On 19 Feb 2003, Jeremy Jackson wrote:
I'm looking at bits and pieces of a TI/Acer Extensa 455T laptop, and I
would like to try LinuxBIOS for it if I can get the datasheet. I wrote
ALI, but I'm not getting my hopes up
On Thu, 2003-02-13 at 14:11, Steve M. Gehlbach wrote:
Will you be able to use the gnu pre-processor unchanged? or adapt it? The
macro expansion seems pretty important.
FYI, I was reading about newer GCC (3.2?) that have merged the
preprocessor into the main parser.
--
Jeremy Jackson [EMAIL
__
Linux MTD discussion mailing list
http://lists.infradead.org/mailman/listinfo/linux-mtd/
--
Jeremy Jackson [EMAIL PROTECTED]
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org/mailman/listinfo/linuxbios
disables debugging code that can crash some itaniums.
Eric
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org/mailman/listinfo/linuxbios
--
Jeremy Jackson [EMAIL PROTECTED
.
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org/mailman/listinfo/linuxbios
--
Jeremy Jackson [EMAIL PROTECTED]
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org/mailman/listinfo/linuxbios
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org/mailman/listinfo/linuxbios
--
Jeremy Jackson [EMAIL PROTECTED]
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org/mailman/listinfo/linuxbios
as
fascist, they have really clean code.
On Tue, 2003-02-04 at 11:51, Ronald G. Minnich wrote:
On 4 Feb 2003, Jeremy Jackson wrote:
Will the shared code/common files still be in p4d/, and be referenced or
included by the config/other files in p4d/{pe,pe-g2}? If so it makes
perfect sense
. Minnich wrote:
On 7 Jan 2003, Jeremy Jackson wrote:
Anything in the PCI-X category with LinuxBIOS potential?
yes, look in the mainboard/supermicro directory, the p4dp series all have
pci-x slot(s).
ron
___
Linuxbios mailing list
[EMAIL
Anything in the PCI-X category with LinuxBIOS potential?
--
Jeremy Jackson [EMAIL PROTECTED]
___
Linuxbios mailing list
[EMAIL PROTECTED]
http://www.clustermatic.org/mailman/listinfo/linuxbios
Quoting Jeremy Jackson [EMAIL PROTECTED]:
Are there any recommended motherboards that work might work with a bit
of effort? I'm thinking 760MPX, are there other chipsets?
Thanks,
Jeremy
___
Linuxbios mailing list
[EMAIL PROTECTED]
http
What market sector? Embedded, Beowulf/cluster, ? This is really
interesting stuff.
Is this figure lost hardware sales?
- Original Message -
From: Ronald G. Minnich [EMAIL PROTECTED]
To: [EMAIL PROTECTED]
Sent: Friday, December 06, 2002 5:57 PM
Subject: linuxbios targets ...
I heard
Hi,
Can someone summarize the difference between the Advanced Transfer Cache
init (the one on-die), and the one where the Slot 1 processors have a
separate tag and cache chips?
Thanks,
Jeremy
___
Linuxbios mailing list
[EMAIL PROTECTED]
I think this is an excellent idea. I have thought thought about this
myself also.
I was looking at taking kgdb kernel debugger stub and moving it
from the Linux kernel into LinuxBIOS. It would have the advantage that
it could trap some hardware events that cause a reset, which are currently
43 matches
Mail list logo