Author: Richard Plangger <planri...@gmail.com>
Branch: fix-longevity
Changeset: r82496:1b6e563e6cb0
Date: 2016-02-25 13:11 +0100
http://bitbucket.org/pypy/pypy/changeset/1b6e563e6cb0/
Log:(remi, plan_rich) fixed all broken tests because of our refactoring
diff --git a/rpython/jit/b
Author: Richard Plangger <planri...@gmail.com>
Branch: fix-longevity
Changeset: r82507:5678f7fbd0b3
Date: 2016-02-25 15:49 +0100
http://bitbucket.org/pypy/pypy/changeset/5678f7fbd0b3/
Log:(remi, plan_rich) forward with argument allocation for calls
diff --git a/rpython/jit/backend/lls
Author: Richard Plangger
Branch: fix-longevity
Changeset: r82508:947d61d6c498
Date: 2016-02-25 15:51 +0100
http://bitbucket.org/pypy/pypy/changeset/947d61d6c498/
Log:merged fix-longevity
diff --git a/rpython/jit/backend/llsupport/test/test_regalloc_integration.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82610:061da05db893
Date: 2016-02-29 14:27 +0100
http://bitbucket.org/pypy/pypy/changeset/061da05db893/
Log:renamed module, first hypothesis test that ensures that each interp
function works as expected
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82611:4560bc0454eb
Date: 2016-02-29 14:30 +0100
http://bitbucket.org/pypy/pypy/changeset/4560bc0454eb/
Log:removed some old files that where moved in the last commit
diff --git
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82612:df3c1340c16f
Date: 2016-02-29 14:58 +0100
http://bitbucket.org/pypy/pypy/changeset/df3c1340c16f/
Log:list create, list concat
diff --git a/rpython/jit/backend/llsupport/tl/code.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82588:22b3fac614dd
Date: 2016-02-27 11:58 +0100
http://bitbucket.org/pypy/pypy/changeset/22b3fac614dd/
Log:minor changes while going through the code with arigato
diff --git
Author: Richard Plangger
Branch: new-jit-log
Changeset: r82585:e3c8440d6583
Date: 2016-02-27 09:46 +0100
http://bitbucket.org/pypy/pypy/changeset/e3c8440d6583/
Log:remove some errors in the c code of the jitlog file
diff --git a/rpython/rlib/rvmprof/src/jitlog_main.h
Author: Richard Plangger
Branch: new-jit-log
Changeset: r82584:ed87960a6c98
Date: 2016-02-26 19:13 +0100
http://bitbucket.org/pypy/pypy/changeset/ed87960a6c98/
Log:finished a first (not yet compiling) version that both writes loops
and bridges in a more condensed
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82591:a2ccecb333f0
Date: 2016-02-27 19:15 +0100
http://bitbucket.org/pypy/pypy/changeset/a2ccecb333f0/
Log:added new module gcstress that compiles a very minimal language in a
zrpy test and feed it with
Author: Richard Plangger <planri...@gmail.com>
Branch: fix-longevity
Changeset: r82439:a5af78134022
Date: 2016-02-23 14:58 +0100
http://bitbucket.org/pypy/pypy/changeset/a5af78134022/
Log:(remi, plan_rich) new test involving a call
diff --git a/rpython/jit/backend/llsuppor
Author: Richard Plangger <planri...@gmail.com>
Branch: fix-longevity
Changeset: r82441:efbb3a7664a1
Date: 2016-02-23 15:28 +0100
http://bitbucket.org/pypy/pypy/changeset/efbb3a7664a1/
Log:(remi, plan_rich) resolved one issue in the allocation. this avoids
reloading from the
Author: Richard Plangger
Branch: regalloc
Changeset: r82404:b52b80aa52f6
Date: 2016-02-22 18:31 +0100
http://bitbucket.org/pypy/pypy/changeset/b52b80aa52f6/
Log:added a new test file to inspect properties of the regalloc in
certain circumstances
diff --git
Author: Richard Plangger <planri...@gmail.com>
Branch: fix-longevity
Changeset: r82451:848d331e295a
Date: 2016-02-23 17:22 +0100
http://bitbucket.org/pypy/pypy/changeset/848d331e295a/
Log:(remi, plan_rich) refactored the register manager to use the
LiveRanges class
diff
Author: Richard Plangger <planri...@gmail.com>
Branch: fix-longevity
Changeset: r82449:e1c902c90c70
Date: 2016-02-23 16:55 +0100
http://bitbucket.org/pypy/pypy/changeset/e1c902c90c70/
Log:(remi, plan_rich) a new test to check that liveranges containing
calls will prefer callee
Author: Richard Plangger
Branch: new-jit-log
Changeset: r82567:2e7a4736bf22
Date: 2016-02-26 16:20 +0100
http://bitbucket.org/pypy/pypy/changeset/2e7a4736bf22/
Log:added jitlog as a replacement of the current PYPYLOG, does not run
yet
diff --git
Author: Richard Plangger <planri...@gmail.com>
Branch: fix-longevity
Changeset: r82510:9823e109f391
Date: 2016-02-25 16:30 +0100
http://bitbucket.org/pypy/pypy/changeset/9823e109f391/
Log:(remi, plan_rich) the first version that correctly considers call
args and live
Author: Richard Plangger <planri...@gmail.com>
Branch: fix-longevity
Changeset: r82511:bcfdedbf3019
Date: 2016-02-25 16:35 +0100
http://bitbucket.org/pypy/pypy/changeset/bcfdedbf3019/
Log:(remi, plan_rich) did not save two files
diff --git a/rpython/jit/backend/llsupport/regalloc
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81895:60aa103a575b
Date: 2016-01-21 21:04 +0100
http://bitbucket.org/pypy/pypy/changeset/60aa103a575b/
Log:excluding structs from buffer advance (which would be wrong) fixed
wide_char test (tested little
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81909:272b467ba7dd
Date: 2016-01-22 10:24 +0100
http://bitbucket.org/pypy/pypy/changeset/272b467ba7dd/
Log:two more dtype tests fixed (endian issues)
diff --git a/pypy/module/micronumpy/test/test_dtypes.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81906:9df502324ca5
Date: 2016-01-22 09:36 +0100
http://bitbucket.org/pypy/pypy/changeset/9df502324ca5/
Log:the same for the UTF32 test
diff --git a/pypy/module/cpyext/test/test_unicodeobject.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81907:359e329036d5
Date: 2016-01-22 09:59 +0100
http://bitbucket.org/pypy/pypy/changeset/359e329036d5/
Log:endian test issue marshal, test decoded value using platform
endianess (not desired for marshall
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81908:6b28800745be
Date: 2016-01-22 10:21 +0100
http://bitbucket.org/pypy/pypy/changeset/6b28800745be/
Log:numpy dtype fixes in the test suite
diff --git a/pypy/module/marshal/test/test_marshalimpl.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81910:d1a60e575946
Date: 2016-01-22 10:56 +0100
http://bitbucket.org/pypy/pypy/changeset/d1a60e575946/
Log:half way through the ndarray tests (endian issues)
diff --git
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81911:47a85e21bb1b
Date: 2016-01-22 12:00 +0100
http://bitbucket.org/pypy/pypy/changeset/47a85e21bb1b/
Log:and the other part of the bigendian issues (micronumpy tests)
diff --git
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81905:b1b31c094879
Date: 2016-01-22 09:34 +0100
http://bitbucket.org/pypy/pypy/changeset/b1b31c094879/
Log:big endian issue while testing cpyext (PyUnicode_DecodeUTF16)
diff --git
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81900:d2af83605cf2
Date: 2016-01-22 08:36 +0100
http://bitbucket.org/pypy/pypy/changeset/d2af83605cf2/
Log:unicode endian test issue in pypy module
diff --git a/pypy/module/_file/test/test_file_extra.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81901:4cafa238dca9
Date: 2016-01-22 08:43 +0100
http://bitbucket.org/pypy/pypy/changeset/4cafa238dca9/
Log:removed debug print statement, return value of closure changed to
long. a closure return value
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81904:43c90f2f520e
Date: 2016-01-22 09:20 +0100
http://bitbucket.org/pypy/pypy/changeset/43c90f2f520e/
Log:big endian test issue cpyext
diff --git a/pypy/module/cpyext/test/test_arraymodule.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81912:6840459f9b22
Date: 2016-01-22 12:51 +0100
http://bitbucket.org/pypy/pypy/changeset/6840459f9b22/
Log:fixed callsite of clibffi with the same big endian issues as found
yesterday evening
diff --git
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81932:0e52bea859f2
Date: 2016-01-25 14:04 +0100
http://bitbucket.org/pypy/pypy/changeset/0e52bea859f2/
Log:added missing parameter to LMG call (refactoring issues :)
diff --git
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81928:6a1b2984c003
Date: 2016-01-25 13:31 +0100
http://bitbucket.org/pypy/pypy/changeset/6a1b2984c003/
Log:rewritten many calls to use one stack frame less
diff --git a/rpython/jit/backend/zarch/arch.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81933:adce895c17e8
Date: 2016-01-25 15:54 +0100
http://bitbucket.org/pypy/pypy/changeset/adce895c17e8/
Log:due to the refacotring the variable saving went to the wrong stack
frame in wb_slowpath (now
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81929:2c1aa1edc33a
Date: 2016-01-25 13:54 +0100
http://bitbucket.org/pypy/pypy/changeset/2c1aa1edc33a/
Log:fixed problem in build_propagate_exception_path, value was loaded
into wrong register (that was
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81927:3430d1f200fa
Date: 2016-01-25 11:02 +0100
http://bitbucket.org/pypy/pypy/changeset/3430d1f200fa/
Log:removed lldebug properties from test translation (left them for
debugging), fixed a bug when
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81950:3d78eb62b0e5
Date: 2016-01-26 16:44 +0100
http://bitbucket.org/pypy/pypy/changeset/3d78eb62b0e5/
Log:merged head
diff --git a/rpython/jit/backend/zarch/assembler.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81949:fb7bbc354de2
Date: 2016-01-26 16:40 +0100
http://bitbucket.org/pypy/pypy/changeset/fb7bbc354de2/
Log:fixed translation issue. reverted the stacklet changes (did not pass
test)
diff --git
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81948:acf6ac9d0d3d
Date: 2016-01-26 14:01 +0100
http://bitbucket.org/pypy/pypy/changeset/acf6ac9d0d3d/
Log:gotcha, guard nonnull class was implemented incorrectly (substracted
value that should have been
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81874:fc1bb01e3b26
Date: 2016-01-20 10:08 +0100
http://bitbucket.org/pypy/pypy/changeset/fc1bb01e3b26/
Log:merged default
diff --git a/pypy/doc/how-to-contribute.rst b/pypy/doc/how-to-contribute.rst
---
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81870:0d8edc9df396
Date: 2016-01-20 09:22 +0100
http://bitbucket.org/pypy/pypy/changeset/0d8edc9df396/
Log:adding -march=zEC12 to the platform's cflags (linux)
diff --git
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81871:68a03e4147e6
Date: 2016-01-20 09:22 +0100
http://bitbucket.org/pypy/pypy/changeset/68a03e4147e6/
Log:removed unused import added earlier
diff --git a/rpython/translator/platform/distutils_platform.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81873:45cca792fa2e
Date: 2016-01-20 10:06 +0100
http://bitbucket.org/pypy/pypy/changeset/45cca792fa2e/
Log:fixed tests that fail after applying the scale in gc_load_indexed_r
(llsupport/gc.py)
diff --git
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81875:cce5159ef75d
Date: 2016-01-20 10:25 +0100
http://bitbucket.org/pypy/pypy/changeset/cce5159ef75d/
Log:missing import for llop
diff --git a/rpython/jit/backend/zarch/assembler.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81872:3b1bb2d5dd4d
Date: 2016-01-20 09:38 +0100
http://bitbucket.org/pypy/pypy/changeset/3b1bb2d5dd4d/
Log:removed print statement and exchanged it with llop.debug_print (thx
mjacob)
diff --git
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81876:30073c0bccb6
Date: 2016-01-20 13:48 +0100
http://bitbucket.org/pypy/pypy/changeset/30073c0bccb6/
Log:literal pool enhancement. it now stores unique values, no 64 bit
integer/float/ref is every
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81878:1dcc4c9a8961
Date: 2016-01-20 14:17 +0100
http://bitbucket.org/pypy/pypy/changeset/1dcc4c9a8961/
Log:did not write pool entires to the right location
diff --git a/rpython/jit/backend/zarch/assembler.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81877:f21a9cb9df2a
Date: 2016-01-20 14:03 +0100
http://bitbucket.org/pypy/pypy/changeset/f21a9cb9df2a/
Log:some translation issues
diff --git a/rpython/jit/backend/zarch/pool.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81880:ef5a0afd8184
Date: 2016-01-20 15:34 +0100
http://bitbucket.org/pypy/pypy/changeset/ef5a0afd8184/
Log:rbigint frombytes/tobytes is specific to little endian
diff --git a/rpython/rlib/rbigint.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81879:eb2fcf893ee0
Date: 2016-01-20 15:05 +0100
http://bitbucket.org/pypy/pypy/changeset/eb2fcf893ee0/
Log:fixed a pool issue where a guard token did not receive it's rightful
pool position
diff --git
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81922:dcf9b353608e
Date: 2016-01-22 18:03 +0100
http://bitbucket.org/pypy/pypy/changeset/dcf9b353608e/
Log:added comment to my last commit
diff --git a/rpython/rlib/rposix.py b/rpython/rlib/rposix.py
---
Author: Richard Plangger
Branch: s390x-backend
Changeset: r81914:43db866bfbb3
Date: 2016-01-22 14:56 +0100
http://bitbucket.org/pypy/pypy/changeset/43db866bfbb3/
Log:macros (e.g. WCOREDUMP) got parameter type Signed, on little endian
this does not make a
Author: Richard Plangger
Branch: extradoc
Changeset: r5606:f23ab745f652
Date: 2016-02-15 09:54 +0100
http://bitbucket.org/pypy/extradoc/changeset/f23ab745f652/
Log:booked train ticket now, added one day for skiing
diff --git a/sprintinfo/leysin-winter-2016/people.txt
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82253:13c8dfe611d6
Date: 2016-02-15 10:52 +0100
http://bitbucket.org/pypy/pypy/changeset/13c8dfe611d6/
Log:separated two needs in the regalloc, ensure_reg always returns a
register (a pool location is
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82256:4d0391440a29
Date: 2016-02-15 11:48 +0100
http://bitbucket.org/pypy/pypy/changeset/4d0391440a29/
Log:sync to remote did not work, fixed more calls to ensure_reg
diff --git
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82258:2d699125ebd7
Date: 2016-02-15 12:26 +0100
http://bitbucket.org/pypy/pypy/changeset/2d699125ebd7/
Log:stacklet switch removed one register move, rescuing f8-f15
diff --git
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82259:39811a0085e6
Date: 2016-02-15 12:28 +0100
http://bitbucket.org/pypy/pypy/changeset/39811a0085e6/
Log:merged deafult
diff --git a/lib-python/2.7/distutils/command/build_ext.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82260:11fdfd9e852f
Date: 2016-02-15 13:25 +0100
http://bitbucket.org/pypy/pypy/changeset/11fdfd9e852f/
Log:remove _vmprof when translating for s390x (for now)
diff --git a/pypy/config/pypyoption.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82261:bb5b1c0fef8d
Date: 2016-02-15 13:29 +0100
http://bitbucket.org/pypy/pypy/changeset/bb5b1c0fef8d/
Log:extended comment + issue in libc (rposix macro expansion)
diff --git a/rpython/rlib/rposix.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82276:c9f5118bcf08
Date: 2016-02-16 09:51 +0100
http://bitbucket.org/pypy/pypy/changeset/c9f5118bcf08/
Log:catchup with default
diff --git a/rpython/annotator/bookkeeper.py b/rpython/annotator/bookkeeper.py
---
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82277:b41c97d15afd
Date: 2016-02-16 11:38 +0100
http://bitbucket.org/pypy/pypy/changeset/b41c97d15afd/
Log:stacklet switch command s390x was broken due to saving of f8-f15,
storing them into the standard
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82278:024d0fe16089
Date: 2016-02-16 11:53 +0100
http://bitbucket.org/pypy/pypy/changeset/024d0fe16089/
Log:added skip for s390x on _vmprof tests in module
diff --git a/pypy/module/_vmprof/conftest.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82280:713aaa7859d5
Date: 2016-02-16 14:26 +0100
http://bitbucket.org/pypy/pypy/changeset/713aaa7859d5/
Log:some more tests stressing the reg allocation of register pairs
diff --git
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82279:9a63f13fcdbd
Date: 2016-02-16 13:01 +0100
http://bitbucket.org/pypy/pypy/changeset/9a63f13fcdbd/
Log:regalloc has now one more pair, SPP is now r12 (was r11) rewritten
regalloc pairs. it is now
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82319:705395ae74a3
Date: 2016-02-18 15:16 +0100
http://bitbucket.org/pypy/pypy/changeset/705395ae74a3/
Log:some more fixes, wrong offset was calculated by push/pop to jit
frame
diff --git
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82350:c2d76c8ce81a
Date: 2016-02-21 10:16 +0100
http://bitbucket.org/pypy/pypy/changeset/c2d76c8ce81a/
Log:do not use registers other than r2->r11 for that test
diff --git
Author: Richard Plangger <planri...@gmail.com>
Branch:
Changeset: r82376:eff2a2c4481f
Date: 2016-02-21 22:50 +0100
http://bitbucket.org/pypy/pypy/changeset/eff2a2c4481f/
Log:(mjacob, plan_rich) universal newlines enforced in the tokenizer.
the compile builtin must convert crlf
Author: Richard Plangger <planri...@gmail.com>
Branch: py3k
Changeset: r82377:c87ebc4db701
Date: 2016-02-21 23:05 +0100
http://bitbucket.org/pypy/pypy/changeset/c87ebc4db701/
Log:(mjacob, plan_rich) merge default into py3k
diff --git a/.hgignore b/.hgignore
--- a/.hgignore
+++ b/.hg
Author: Richard Plangger <planri...@gmail.com>
Branch: py3.3
Changeset: r82378:d5aed0c8694d
Date: 2016-02-21 23:06 +0100
http://bitbucket.org/pypy/pypy/changeset/d5aed0c8694d/
Log:(mjacob, plan_rich) merge py3k into py3.3
diff --git a/.hgignore b/.hgignore
--- a/.hgignore
+++ b/.hg
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82041:254804e6eb46
Date: 2016-02-02 13:38 +0100
http://bitbucket.org/pypy/pypy/changeset/254804e6eb46/
Log:size_alignment_pos now supports bitfields for big endian platforms,
some minor refactorings and
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82621:53b6b15a4a97
Date: 2016-03-01 08:05 +0100
http://bitbucket.org/pypy/pypy/changeset/53b6b15a4a97/
Log:list append, insert, del. indexing functions do not generate byte
code if IndexError would be
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82625:1e7875e46f1c
Date: 2016-03-01 09:47 +0100
http://bitbucket.org/pypy/pypy/changeset/1e7875e46f1c/
Log:assembly instructions now check the immediate values, asserting if a
value too big/small is
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82626:9fc4da160aeb
Date: 2016-03-01 09:56 +0100
http://bitbucket.org/pypy/pypy/changeset/9fc4da160aeb/
Log:RISBGN use RISBG (does alter the cc), changed parameter of
build_rie_f (signed to unsigned).
Author: Richard Plangger
Branch: memop-simplify3
Changeset: r82622:6593ec12ff85
Date: 2016-03-01 08:16 +0100
http://bitbucket.org/pypy/pypy/changeset/6593ec12ff85/
Log:merged default
diff too long, truncating to 2000 out of 25290 lines
diff --git a/.hgignore
Author: Richard Plangger
Branch: memop-simplify3
Changeset: r82623:6f7d32f89861
Date: 2016-03-01 08:32 +0100
http://bitbucket.org/pypy/pypy/changeset/6f7d32f89861/
Log:calculate index value (const scale, const offset) before emiting the
load for ConstPtrs
diff
Author: Richard Plangger
Branch: memop-simplify3
Changeset: r82624:08f7c1c3571d
Date: 2016-03-01 08:34 +0100
http://bitbucket.org/pypy/pypy/changeset/08f7c1c3571d/
Log:removed getfield_gc_pure_* which where removed on default some time
ago
diff --git
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82926:8cdcda35c815
Date: 2016-03-10 08:47 +0100
http://bitbucket.org/pypy/pypy/changeset/8cdcda35c815/
Log:test fixes broken by merge
diff --git a/pypy/doc/whatsnew-head.rst b/pypy/doc/whatsnew-head.rst
---
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82927:290a4a57f4ac
Date: 2016-03-10 09:48 +0100
http://bitbucket.org/pypy/pypy/changeset/290a4a57f4ac/
Log:added print statement to test
diff --git a/rpython/rlib/test/test_rthread.py
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82932:632d518f2072
Date: 2016-03-10 11:40 +0100
http://bitbucket.org/pypy/pypy/changeset/632d518f2072/
Log:added serialization point (to test if this is a problem for the
threading issues)
diff --git
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82931:87b9598ed2c7
Date: 2016-03-10 11:32 +0100
http://bitbucket.org/pypy/pypy/changeset/87b9598ed2c7/
Log:condition code to jmp param included a case it should not have!
__sync_lock_test_and_set changed
Author: Richard Plangger
Branch: s390x-enhance-speed
Changeset: r82943:a0123b0e67f5
Date: 2016-03-10 15:44 +0100
http://bitbucket.org/pypy/pypy/changeset/a0123b0e67f5/
Log:close branch
___
pypy-commit mailing list
Author: Richard Plangger
Branch:
Changeset: r82941:308a29538cda
Date: 2016-03-10 15:40 +0100
http://bitbucket.org/pypy/pypy/changeset/308a29538cda/
Log:merge the new s390x backend
diff too long, truncating to 2000 out of 11876 lines
diff --git a/.hgignore b/.hgignore
Author: Richard Plangger
Branch: s390x-backend
Changeset: r82942:9a366b997dcc
Date: 2016-03-10 15:44 +0100
http://bitbucket.org/pypy/pypy/changeset/9a366b997dcc/
Log:close branch
___
pypy-commit mailing list
Author: Richard Plangger
Branch:
Changeset: r992:c21ef5322a5a
Date: 2016-03-10 16:12 +0100
http://bitbucket.org/pypy/buildbot/changeset/c21ef5322a5a/
Log:s390x buildbot now nightly builds default
diff --git a/bot2/pypybuildbot/master.py b/bot2/pypybuildbot/master.py
Author: Richard Plangger
Branch: new-jit-log
Changeset: r83107:3c69b7ad777e
Date: 2016-03-17 12:41 +0100
http://bitbucket.org/pypy/pypy/changeset/3c69b7ad777e/
Log:revived this branch, writes all resoperations into the log (to be
independant from the pypy code
Author: Richard Plangger
Branch: s390x-z196
Changeset: r83089:30a33af3efa2
Date: 2016-03-16 21:03 +0100
http://bitbucket.org/pypy/pypy/changeset/30a33af3efa2/
Log:changed chip model to a 2 year older version
diff --git
Author: Richard Plangger
Branch: new-jit-log
Changeset: r83106:ffd85c0f09ca
Date: 2016-03-17 10:48 +0100
http://bitbucket.org/pypy/pypy/changeset/ffd85c0f09ca/
Log:merged default
diff too long, truncating to 2000 out of 17105 lines
diff --git a/.hgignore b/.hgignore
Author: Richard Plangger
Branch:
Changeset: r83025:4b386bcfee54
Date: 2016-03-14 08:49 +0100
http://bitbucket.org/pypy/pypy/changeset/4b386bcfee54/
Log:marked two tests as xfail on s390x. they time out when invoked with
test runner, but pass when run directly
Author: Richard Plangger
Branch:
Changeset: r994:18e2394e8147
Date: 2016-03-14 09:48 +0100
http://bitbucket.org/pypy/buildbot/changeset/18e2394e8147/
Log:removed libpython s390x and applevel. they are both tested in the
jit suite
diff --git
Author: Richard Plangger
Branch:
Changeset: r82961:3cab2735d806
Date: 2016-03-11 12:07 +0100
http://bitbucket.org/pypy/pypy/changeset/3cab2735d806/
Log:os.uname not avail. on windows (thx matti for pointing it out)
diff --git a/pypy/module/_vmprof/conftest.py
Author: Richard Plangger
Branch:
Changeset: r82960:4475205e86ba
Date: 2016-03-11 07:55 +0100
http://bitbucket.org/pypy/pypy/changeset/4475205e86ba/
Log:added enum34 package which is otherwise not picked up by pip on
s390x build bot
diff --git a/requirements.txt
Author: Richard Plangger
Branch: gcstress-hypothesis
Changeset: r82980:2eb2117bac14
Date: 2016-03-11 17:04 +0100
http://bitbucket.org/pypy/pypy/changeset/2eb2117bac14/
Log:finally a basic block of instructions can be generated, list
strategy may not append some
Author: Richard Plangger
Branch: gcstress-hypothesis
Changeset: r82982:c9580f93ed9e
Date: 2016-03-11 17:21 +0100
http://bitbucket.org/pypy/pypy/changeset/c9580f93ed9e/
Log:directly invoke filter instead of the filter method of a strategy
diff --git
Author: Richard Plangger
Branch:
Changeset: r83088:ba879e2e3236
Date: 2016-03-16 20:37 +0100
http://bitbucket.org/pypy/pypy/changeset/ba879e2e3236/
Log:fixed test, must be little endian timestamp, otherwise it will not
load pyc, but py
diff --git
Author: Richard Plangger
Branch: gcstress-hypothesis
Changeset: r82986:c800d87fa7b4
Date: 2016-03-11 18:28 +0100
http://bitbucket.org/pypy/pypy/changeset/c800d87fa7b4/
Log:working on a new strategy that cuts down the search space of control
flow graphs to
Author: Richard Plangger
Branch:
Changeset: r82952:ea3532fc750b
Date: 2016-03-11 07:05 +0100
http://bitbucket.org/pypy/pypy/changeset/ea3532fc750b/
Log:these branches where not merged to default, so do not document them
(added docu to s390x-backend)
diff --git
Author: Richard Plangger
Branch:
Changeset: r82953:253deb8fdde5
Date: 2016-03-11 07:19 +0100
http://bitbucket.org/pypy/pypy/changeset/253deb8fdde5/
Log:removed some dead code in the literal pool, removed some comments,
unnecessary instruction
diff --git
Author: Richard Plangger
Branch: new-jit-log
Changeset: r83553:dacac0d48a10
Date: 2016-04-07 08:41 +0200
http://bitbucket.org/pypy/pypy/changeset/dacac0d48a10/
Log:finish is now called in the testing case
diff --git a/rpython/jit/metainterp/jitlog.py
Author: Richard Plangger
Branch: new-jit-log
Changeset: r83552:acf792f13092
Date: 2016-04-07 08:33 +0200
http://bitbucket.org/pypy/pypy/changeset/acf792f13092/
Log:rvmprof.enable_jitlog now correctly writes the header, teardown must
still be called correctly
Author: Richard Plangger
Branch: new-jit-log
Changeset: r83648:95f36b9150e4
Date: 2016-04-13 08:50 +0200
http://bitbucket.org/pypy/pypy/changeset/95f36b9150e4/
Log:extended the return value of get_location
diff --git a/pypy/module/pypyjit/interp_jit.py
Author: Richard Plangger
Branch:
Changeset: r83649:580534e4ba07
Date: 2016-04-13 10:11 +0200
http://bitbucket.org/pypy/pypy/changeset/580534e4ba07/
Log:tested & impl pair allocation. there was an edge case which caused
the allocation to fail.
diff --git
801 - 900 of 1869 matches
Mail list logo