On 2017年04月28日 17:47, Zhang Chen wrote:
Address Jason Wang's comments add vnet header length to SocketReadState.
Instead of saying this, you can add "Suggested-by: Jason Wang
" above your sign-off.
So we change net_fill_rstate() to read
struct {int size; int
On 2017年04月28日 17:47, Zhang Chen wrote:
In this patch, we change the send packet format from
struct {int size; const uint8_t buf[];} to {int size; int vnet_hdr_len; const
uint8_t buf[];}.
make other module(like colo-compare) know how to parse net packet correctly.
Signed-off-by: Zhang Chen
On 2017年04月28日 17:47, Zhang Chen wrote:
Add get_vnet_hdr_len and get_using_vnet_hdr callback
that make we get vnet_hdr_len easily.
Signed-off-by: Zhang Chen
---
include/net/net.h | 6 ++
net/net.c | 18 ++
2 files changed, 24
* Auger Eric [2017-05-01 13:08:45 +0200]:
Hi Eric,
> Hi,
> On 28/04/2017 15:09, Dong Jia Shi wrote:
> > vfio-ccw resorts to the eventfd mechanism to communicate with userspace.
> > We fetch the irqs info via the ioctl VFIO_DEVICE_GET_IRQ_INFO,
> > register a event
* Auger Eric [2017-05-01 13:08:24 +0200]:
> Hi,
>
> On 28/04/2017 15:09, Dong Jia Shi wrote:
> > vfio-ccw provides an MMIO region for I/O operations. We fetch its
> > information via ioctls here, then we can use it performing I/O
> > instructions and retrieving I/O
* Auger Eric [2017-05-01 13:08:05 +0200]:
Hi Eric,
[...]
> > diff --git a/hw/vfio/ccw.c b/hw/vfio/ccw.c
> > new file mode 100644
> > index 000..cd4dfe8
> > --- /dev/null
> > +++ b/hw/vfio/ccw.c
[...]
> > +static VFIOGroup *vfio_ccw_get_group(S390CCWDevice *cdev,
Hi,
Gentle Reminder.
Thanks,
Sundeep
On Fri, Apr 28, 2017 at 10:21 PM, Subbaraya Sundeep
wrote:
> Modelled Microsemi's Smartfusion2 SPI controller.
>
> Signed-off-by: Subbaraya Sundeep
> ---
> Hi Peter and Alistair,
>
> I created two SPI
On Thu, Apr 27, 2017 at 01:32:25PM -0300, Eduardo Habkost wrote:
> On Thu, Apr 27, 2017 at 03:14:06PM +0200, Igor Mammedov wrote:
> > On Wed, 26 Apr 2017 09:21:38 -0300
> > Eduardo Habkost wrote:
> >
> > adding Peter to CC list
> >
> > [...]
> >
> > > On Wed, Apr 19, 2017
On Sun, Apr 30, 2017 at 10:55 PM, Daniel Henrique Barboza <
danie...@linux.vnet.ibm.com> wrote:
> Following up the previous detach_cb change, this patch removes the
> detach_cb_opaque entirely from the code.
>
> The reason is that the drc->detach_cb_opaque object can't be
> restored in the post
Add command to query a virtio pci device status.
we can get id of the virtio pci device by 'info pci' command.
HMP Test case:
==
virsh # qemu-monitor-command --hmp 3 info pci
Bus 0, device 3, function 0:
Ethernet controller: PCI device 1af4:1000
IRQ
* Auger Eric [2017-05-01 13:08:01 +0200]:
Hi Eric,
[...]
> > diff --git a/hw/s390x/s390-ccw.c b/hw/s390x/s390-ccw.c
> > new file mode 100644
> > index 000..8b4b9cf
> > --- /dev/null
> > +++ b/hw/s390x/s390-ccw.c
> > @@ -0,0 +1,135 @@
> > +/*
> > + * s390 CCW
* Auger Eric [2017-05-01 19:28:23 +0200]:
Hi Eric,
> > diff --git a/hw/s390x/s390-ccw.h b/hw/s390x/s390-ccw.h
> > index b58d8e9..4e2fa65 100644
> > --- a/hw/s390x/s390-ccw.h
> > +++ b/hw/s390x/s390-ccw.h
> > @@ -27,6 +27,7 @@ typedef struct S390CCWDevice {
> >
On Mon, May 01, 2017 at 02:43:29PM +0100, Mark Cave-Ayland wrote:
> Last year Ben posted an initial set of patches for OpenBIOS which provided a
> MacOS PPC VGA driver enabling MacOS guests to control the colour depth and
> resolution of the QEMU stdvga device. The QemuMacDrivers repository was
The attached ZIP file contains USB packet capture file made with
Wireshark on host OS side during crash.
What happens in the capture:
- packets 1-202: starting Qemu
- running lsusb and v4l-info -> no packets produced
- packets 203-268: fswebcam testpic05.jpg -> OK
- packets 269-320: fswebcam
There is no need to save flags when entering and exiting the delay slot.
They can be saved only when reaching the end of the TB. If the TB is
interrupted before by an exception, they will be restored using
restore_state_to_opc.
Signed-off-by: Aurelien Jarno
---
SH4 requires that memory accesses are naturally aligned, except for the
SH4-A movua.l instructions which can do unaligned loads.
Signed-off-by: Aurelien Jarno
---
target/sh4/cpu.c | 1 +
target/sh4/cpu.h | 4
target/sh4/op_helper.c | 19
Instead of using one bit of the env flags to store the condition of the
next delay slot, use a separate global. It simplifies reading and
writing the flags variable and also removes some confusion between
ctx->envflags and env->flags.
Note that the global is first transfered to a temp in order to
At the same time change the comment describing the instruction the same
way than other instruction, so that the code is easier to read and search.
Signed-off-by: Aurelien Jarno
---
target/sh4/translate.c | 26 +++---
1 file changed, 15 insertions(+), 11
synco is a SH4-A only instruction.
Signed-off-by: Aurelien Jarno
---
target/sh4/translate.c | 9 +
1 file changed, 5 insertions(+), 4 deletions(-)
diff --git a/target/sh4/translate.c b/target/sh4/translate.c
index 7de459c9a5..c226be9718 100644
---
In case of exception, there is no need to call tcg_gen_exit_tb as the
exception helper won't return.
Also fix a few cases where BS_BRANCH is called instead of BS_EXCP.
Signed-off-by: Aurelien Jarno
---
target/sh4/translate.c | 16 +++-
1 file changed, 7
Signed-off-by: Aurelien Jarno
---
target/sh4/translate.c | 9 +++--
1 file changed, 3 insertions(+), 6 deletions(-)
diff --git a/target/sh4/translate.c b/target/sh4/translate.c
index 8c99e4fb21..a8399239d1 100644
--- a/target/sh4/translate.c
+++
When stopping the translation because the state has changed, goto_tb
should not be used as it might link TB with different flags.
Signed-off-by: Aurelien Jarno
---
target/sh4/translate.c | 5 +++--
1 file changed, 3 insertions(+), 2 deletions(-)
diff --git
DELAY_SLOT_TRUE is used as a dynamic condition for the branch after the
delay slot instruction. It is not used in code generation, so there is
no need to including in the TB state.
Signed-off-by: Aurelien Jarno
---
target/sh4/cpu.h | 3 +--
1 file changed, 1 insertion(+),
We only emulate UP SH4, however as the tas.b instruction is used in the GNU
libc, this improve linux-user emulation.
Signed-off-by: Aurelien Jarno
---
target/sh4/translate.c | 19 +++
1 file changed, 7 insertions(+), 12 deletions(-)
diff --git
Now that ctx->flags has been split, it becomes clear that
DELAY_SLOT_CLEARME has not impact on the code generation: in both case
ctx->envflags is cleared, either by clearing all the flags, or by
setting it to 0. This is left-over from pre-TCG era.
Signed-off-by: Aurelien Jarno
This patch series try to improve the SH4 target by using the (more or
less) recently introduced TCG features. It also fixes some issues spot
when writting the patches (linking of TB with different flags, SH4-A
specific instructions allowed on SH4) and correctly trap unaligned
accesses.
Aurelien
Isuing extrh and avoiding intermediate temps.
Signed-off-by: Aurelien Jarno
---
target/sh4/translate.c | 9 ++---
1 file changed, 2 insertions(+), 7 deletions(-)
diff --git a/target/sh4/translate.c b/target/sh4/translate.c
index a8399239d1..23636eeb4c 100644
---
There is a confusion (and not only in the SH4 target) between tb->flags,
env->flags and ctx->flags. To avoid it, split ctx->flags into
ctx->tbflags and ctx->envflags. ctx->tbflags stays unchanged during the
whole TB translation, while ctx->envflags evolves and is kept in sync
with env->flags using
This doesn't change the generated code on x86, but optimizes it on most
RISC architectures and makes the code simpler to read.
Signed-off-by: Aurelien Jarno
---
target/sh4/translate.c | 9 +++--
1 file changed, 3 insertions(+), 6 deletions(-)
diff --git
On 04/30/2017 11:52 AM, Aurelien Jarno wrote:
Signed-off-by: Aurelien Jarno
Reviewed-by: Philippe Mathieu-Daudé
---
tcg/mips/tcg-target.h | 2 +-
tcg/mips/tcg-target.inc.c | 13 +
2 files changed, 14 insertions(+), 1 deletion(-)
On 05/01/2017 04:39 AM, Mark Cave-Ayland wrote:
Coverity warns that multiplying two 32-bit values gives a 32-bit result which
is assigned to a 64-bit variable. Add an explicit ram_addr_t cast to silence
the warning.
Signed-off-by: Mark Cave-Ayland
Reviewed-by:
The attached patch implements the GDB Remote Serial Protocol for
command receive as per the documentation provided at
https://sourceware.org/gdb/onlinedocs/gdb/Remote-Protocol.html#Remote-Protocol
and from inspection of remote.c in the gdb source (the documentation
didn't clearly document whether
I recently had a problem in uploading a dynamic vpc image created by qemu-img
to Azure. When creating a dynamic vpc image with qemu-img, the bat size is
created by rounding up PhysicalSize/BlockSize. It needs to be rounded up this
way to contain the end blocks of the disk.
Uploading the
On 23/04/17 00:42, Ajallooiean Hossein wrote:
Hi Ajallooiean,
> Hi Mark,
>
> Thanks a lot for this. - it did work!
>
> So, now im wondering how did you install the iso on disk?
>
> would you mind sharing your command line for the install please? and hacks if
> any
I simply went for
Hi Dong,
On 28/04/2017 15:09, Dong Jia Shi wrote:
> From: Xiao Feng Ren
>
> Introduce a new callback on subchannel to handle ccw-request.
> Realize the callback in vfio-ccw device. Besides, resort to
> the event notifier handler to handling the ccw-request results.
Hi,
I am trying to generate instruction traces for an ARM64 VM (on an x86_64
host). There is a thread on this very topic in the archives (
https://lists.nongnu.org/archive/html/qemu-devel/2008-04/msg00038.html),
but the embdedded link is not functional at this point. Also, given that
the thread
On 04/29/2017 01:23 AM, ali saeedi wrote:
> Hi
> what does 'bytes_xfer' and 'xfer_limit' mean?
> I am new in qemu.
> thanks a lot
>
The exact meaning is going to change depending on where you are looking.
As advice for mailing a technical list, please be prepared with code
excerpts from the
A MIPS page has just been put up here: http://wiki.qemu.org/
Documentation/Platforms/MIPS
I have tried to give as much info as I could about MIPS and QEMU but
I am no MIPS expert. What I need are pictures of qemu-system-mips in
action and any other information that could be provided. Other
Signed-off-by: Mark Cave-Ayland
---
Makefile |3 ++-
pc-bios/qemu_vga.ndrv | Bin 0 -> 14752 bytes
2 files changed, 2 insertions(+), 1 deletion(-)
create mode 100644 pc-bios/qemu_vga.ndrv
diff --git a/Makefile b/Makefile
index 31d41a7..c830d7a
Last year Ben posted an initial set of patches for OpenBIOS which provided a
MacOS PPC VGA driver enabling MacOS guests to control the colour depth and
resolution of the QEMU stdvga device. The QemuMacDrivers repository was set up
on
qemu-project.org [1] but due to personal circumstances in the
Signed-off-by: Mark Cave-Ayland
---
hw/ppc/mac_oldworld.c | 18 +-
1 file changed, 17 insertions(+), 1 deletion(-)
diff --git a/hw/ppc/mac_oldworld.c b/hw/ppc/mac_oldworld.c
index 5df94e2..97bb854 100644
--- a/hw/ppc/mac_oldworld.c
+++
Signed-off-by: Mark Cave-Ayland
---
hw/ppc/mac_newworld.c | 18 +-
1 file changed, 17 insertions(+), 1 deletion(-)
diff --git a/hw/ppc/mac_newworld.c b/hw/ppc/mac_newworld.c
index 68aaedc..bae1c0a 100644
--- a/hw/ppc/mac_newworld.c
+++
The QemuMacDrivers project provides virtualisation drivers for PPC MacOS
guests.
Signed-off-by: Mark Cave-Ayland
---
.gitmodules |3 +++
pc-bios/README |3 +++
roms/QemuMacDrivers |1 +
3 files changed, 7 insertions(+)
create mode 16
Is problem still reproducable with the latest version of QEMU, or has it
been fixed nowadays?
** Changed in: qemu
Status: New => Incomplete
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
The link from comment #2 does not work anymore ... does anybody know
whether the fix has been included in the QEMU repository?
** Changed in: qemu
Status: New => Incomplete
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
Has this issue been fixed or can it still be reproduced with the latest
version of QEMU?
** Changed in: qemu
Status: New => Incomplete
** Changed in: qemu
Importance: Undecided => High
--
You received this bug notification because you are a member of qemu-
devel-ml, which is
Can you still reproduce this problem with the latest version of QEMU /
OpenBIOS?
** Changed in: qemu
Status: New => Incomplete
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/965133
Title:
Can you still reproduce this problem with the latest version of QEMU?
** Changed in: qemu
Status: New => Incomplete
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/985288
Title:
scsi disk
Which version of QEMU was this? Is this still a problem with the latest
version of QEMU?
** Changed in: qemu
Status: New => Incomplete
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/961757
On 03/04/17 13:01, David Gibson wrote:
> On Sat, Apr 01, 2017 at 11:37:40PM +1100, Alexey Kardashevskiy wrote:
>> This implements a notification for a new IOMMU group attached to
>> sPAPR's logical IO bus (LIOBN) to enable in-kernel TCE acceleration.
>>
>> Signed-off-by: Alexey Kardashevskiy
Hi, can somebody help to check this host (Windows 7) to guest (Linux
4.10) Windows named pipe data transfer?
The method I implemented has while loops that makes qemu consume 100% CPU
time.
I cannot find any optimization to eliminate the loops. So sad!
Anyone has time, please help.
On 24 March
Hi Dong,
On 01/05/2017 13:20, Auger Eric wrote:
> Hi Dong,
>
> On 28/04/2017 15:09, Dong Jia Shi wrote:
>> In order to support subchannels pass-through, we introduce a s390
>> subchannel device called "s390-ccw" to hold the real subchannel info.
>> The s390-ccw devices inherit from the abstract
Hi Dong,
On 28/04/2017 15:09, Dong Jia Shi wrote:
> In order to support subchannels pass-through, we introduce a s390
> subchannel device called "s390-ccw" to hold the real subchannel info.
> The s390-ccw devices inherit from the abstract CcwDevice which connect
> to the existing virtual-css-bus.
Hi,
On 28/04/2017 15:09, Dong Jia Shi wrote:
> vfio-ccw provides an MMIO region for I/O operations. We fetch its
> information via ioctls here, then we can use it performing I/O
> instructions and retrieving I/O results later on.
>
> Signed-off-by: Dong Jia Shi
>
Hi,
On 28/04/2017 15:09, Dong Jia Shi wrote:
> vfio-ccw resorts to the eventfd mechanism to communicate with userspace.
> We fetch the irqs info via the ioctl VFIO_DEVICE_GET_IRQ_INFO,
> register a event notifier to get the eventfd fd which is sent
> to kernel via the ioctl VFIO_DEVICE_SET_IRQS,
Hi Dong,
On 28/04/2017 15:09, Dong Jia Shi wrote:
> In order to support subchannels pass-through, we introduce a s390
> subchannel device called "s390-ccw" to hold the real subchannel info.
> The s390-ccw devices inherit from the abstract CcwDevice which connect
> to the existing virtual-css-bus.
Hi Dong,
On 28/04/2017 15:09, Dong Jia Shi wrote:
> From: Xiao Feng Ren
>
> We use the IOMMU_TYPE1 of VFIO to realize the subchannels
> passthrough, implement a vfio based subchannels passthrough
> driver called "vfio-ccw".
>
> Support qemu parameters in the style
Commit ee72bed0 "tcx: remove primitives for non-32-bit surfaces" accidentally
left a trailing break in update_palette_entries() causing the palette update
routine to exit after just one iteration. Remove it.
Signed-off-by: Mark Cave-Ayland
---
hw/display/tcx.c |
Coverity warns that multiplying two 32-bit values gives a 32-bit result which
is assigned to a 64-bit variable. Add an explicit ram_addr_t cast to silence
the warning.
Signed-off-by: Mark Cave-Ayland
---
hw/display/cg3.c |2 +-
1 file changed, 1 insertion(+),
This patchset fixes up a couple of issues from my last set of tcx/cg3 updates
spotted by Coverity as reported by Peter.
Signed-off-by: Mark Cave-Ayland
Mark Cave-Ayland (2):
tcx: fix cut/paste error in update_palette_entries()
cg3: add explicit ram_addr_t cast
On Wed, Apr 26, 2017 at 06:23:58PM +0300, Michael S. Tsirkin wrote:
> On Tue, Mar 28, 2017 at 01:16:49PM +1100, David Gibson wrote:
> > virtio-pci and XHCI are "hybrid" devices in the sense that they can present
> > themselves as either PCIe or plain PCI devices depending on the machine
> > and
On Wed, Apr 26, 2017 at 06:29:05PM +0300, Michael S. Tsirkin wrote:
> On Tue, Mar 28, 2017 at 01:16:50PM +1100, David Gibson wrote:
> > Currently PCI/PCIe hybrid devices - that is, devices which can appear as
> > either plain PCI or PCIe depending on where they're attached - will only
> > appear
On Thu, Apr 27, 2017 at 02:51:31PM -0500, Michael Roth wrote:
> Quoting David Gibson (2017-04-27 02:28:43)
> > Migrating between different CPU versions is a bit complicated for ppc.
> > A long time ago, we ensured identical CPU versions at either end by
> > checking the PVR had the same value.
On Thu, Apr 27, 2017 at 04:31:53PM +1000, Sam Bobroff wrote:
> ics_get_kvm_state() "or"s set bits into irq->status but does not mask
> out clear bits.
>
> Correct this by initializing the IRQ status to zero before adding bits
> to it.
>
> Signed-off-by: Sam Bobroff
On Thu, Apr 27, 2017 at 10:48:18AM +0530, Nikunj A Dadhania wrote:
> Patch 01: Use atomic_cmpxchg in store conditional
> 02: Handle first write to page during atomic operation
> 03: Generate memory barriers for sync/isync and load/store conditional
> 04: Fix CPU unplug in MTTCG
>
On Thu, Apr 27, 2017 at 04:32:03PM +1000, Sam Bobroff wrote:
> Kernel commit 17d48610ae0f ("KVM: PPC: Book 3S: XICS: Implement ICS
> P/Q states") added new bits to the state used by KVM IRQs. Currently,
> QEMU does not preserve these bits, so migrating (or otherwise saving
> and restoring) the
On 25/04/17 15:57, Peter Maydell wrote:
> On 21 April 2017 at 09:28, Mark Cave-Ayland
> wrote:
>> This was an artifact from very early versions of the code from before the
>> memory API and is no longer needed.
>>
>> Signed-off-by: Mark Cave-Ayland
On 25/04/17 15:54, Peter Maydell wrote:
> On 21 April 2017 at 09:28, Mark Cave-Ayland
> wrote:
>> As all surfaces in QEMU are now either shared or 32-bit ARGB regardless of
>> the guest depth, remove all non-32-bit primitives from tcx_update_display()
>> and
68 matches
Mail list logo