Gerhard,
That is not by any means a CPLD. it is a big FPGA and I bet it would
be doing a bazilon things besides the divider.
Hummm... not really adds to the original question I'm afraid ;-)
Luis Cupido,
ct1dmk.
Gerhard Hoffmann wrote:
I have done that with a Virtex4-SX on a ML402 board for fun and because
a customer insisted on it.
It was a desaster on the spectrum analyzer. It will probably work if you
resynchronize the CPLD output with a 74LVC1G74 to the original clock.
regards, Gerhard
_______________________________________________
time-nuts mailing list -- time-nuts@febo.com
To unsubscribe, go to
https://www.febo.com/cgi-bin/mailman/listinfo/time-nuts
and follow the instructions there.
_______________________________________________
time-nuts mailing list -- time-nuts@febo.com
To unsubscribe, go to https://www.febo.com/cgi-bin/mailman/listinfo/time-nuts
and follow the instructions there.
