Dustin, It sounds like the software thinks the control port FIFO is filling up. Are you issuing a lot of timed commands, maybe far into the future? I wonder if issuing commands faster than they are being executed could cause the FIFO on the FPGA to fill up with commands.
You could try increasing the timeout. Or, if you're comfortable with building the FPGA bitstream, you can try increasing the FIFO sizes on the FPGA. But either of these might just delay the inevitable. I'm not sure which block is causing the timeout, but these are the likely culprits if you want to try increasing the FIFO sizes: https://github.com/EttusResearch/uhd/blob/master/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_radio/noc_shell_radio.v#L147 https://github.com/EttusResearch/uhd/blob/master/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_radio/noc_shell_radio.v#L194 https://github.com/EttusResearch/uhd/blob/master/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_duc/noc_shell_duc.v#L131 https://github.com/EttusResearch/uhd/blob/master/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_duc/noc_shell_duc.v#L178 https://github.com/EttusResearch/uhd/blob/master/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_ddc/noc_shell_ddc.v#L131 https://github.com/EttusResearch/uhd/blob/master/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_ddc/noc_shell_ddc.v#L178 You might try doubling the number in each case then rebuild your FPGA image. Thanks, Wade On Wed, Nov 18, 2020 at 9:25 AM Dustin Widmann via USRP-users < usrp-users@lists.ettus.com> wrote: > Hi usrp-users, > > terminate called after throwing an instance of 'uhd::op_timeout' > what(): RfnocError: OpTimeout: Control operation timed out waiting > for space in command buffer > > I've been getting the error above occasionally, usually after hours of > operation. I've got a few questions about it: > * The error seems self explanatory, but why might it happen sometimes > and not others? > * Are there any steps I can take to prevent the error from occurring? > * Alternately, what would be the best way to catch and recover from it? > > Relevant context: > * USRP X310 > * * ubx (using for 1x transmit) > * * twinrx (using for 2x phase synchronous rx, with lo sharing) > * UHD 4.0 C++ API, multiusrp > > Dustin > > > _______________________________________________ > USRP-users mailing list > USRP-users@lists.ettus.com > http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com >
_______________________________________________ USRP-users mailing list USRP-users@lists.ettus.com http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
