No one is mentioning multiple processors on a single die and cache that is 
bigger than most systems of that times complete RAM.
Clock speed was dealt with clever register reassignment, pipelining and 
prediction.
Dwight

Reply via email to