Folks
I have a stupid question which I should be able to look up. Can an FPGA pin actually accept a 10 mhz or 200 mhz signal so that the LEs could be configured to divide it down?
Yes.. depends on the FPGA, though, what the maximum clock rate is.
Jim 'rmk
