"Terrell, Bill" <[EMAIL PROTECTED]> writes:

> does anyone have any code which enables the L2 cache for the Pentium III
> (coppermine) chip?

It's unncessary.  You only need an enable sequence on the PII where
the L2 cache is external.

Eric

Reply via email to