Guys,
Yes AJ is correct, however using the keepout for your board outline
brings in all sorts of DRC rules issues for everyday occurrences that must
break the rules. (i.e. mounting holes close to the board edge, copper that must
be continued right out to the board edge, components (connectors) where their
outlines cross the board edge, etc., etc.) Using the Keepout for the board
outline is just plain impractical in many cases. (read: increases work and DRC
complications, possibly leading to drastic productivity reduction.)
Sincerely,
Brad Velander
Senior PCB Designer
Northern Airborne Technology
#14 - 1925 Kirschner Road,
Kelowna, BC, V1Y 4N7.
tel (250) 763-2329 ext. 225
fax (250) 762-3374
-----Original Message-----
From: M P [mailto:[EMAIL PROTECTED]
Sent: Friday, April 21, 2006 4:46 AM
To: [email protected]
Subject: Re: [PEDA] Fwd: 99SE PCB Component gone afar.
Duane,
if you setup a clearance rule between keepout object kind and whole board,
you could have outlines on keepout layer identical to real board outlines
(probably found on some other layer).
Igor
____________________________________________________________
You are subscribed to the PEDA discussion forum
To Post messages:
mailto:[email protected]
Unsubscribe and Other Options:
http://techservinc.com/mailman/listinfo/peda_techservinc.com
Browse or Search Old Archives (2001-2004):
http://www.mail-archive.com/[email protected]
Browse or Search Current Archives (2004-Current):
http://www.mail-archive.com/[email protected]
