I found the cause of TPC malfunction. As I assumed early, usage of
AR_PHY_POWER_TX_RATE_MAX register in AR9380 is incorrect. The following
lines should be removed from ar9003_phy.h file.
These registers does not exists:
--- ar9003_phy.h.orig 2011-03-30 16:25:00.0 +0600
+++ ar9003_phy.h
On Tue, Jul 12, 2011 at 12:33 PM, Alex Hacker hac...@epn.ru wrote:
I found the cause of TPC malfunction. As I assumed early, usage of
AR_PHY_POWER_TX_RATE_MAX register in AR9380 is incorrect. The following
lines should be removed from ar9003_phy.h file.
These registers does not exists:
---
regards,
Robert
-Ursprüngliche Nachricht-
Von: ath9k-devel-boun...@lists.ath9k.org
[mailto:ath9k-devel-boun...@lists.ath9k.org] Im Auftrag von Alex Hacker
Gesendet: Dienstag, 12. Juli 2011 09:04
An: ath9k-de...@venema.h4ckr.net
Betreff: Re: [ath9k-devel] AR9380 - Transmit power control per
On Sat, Jul 09, 2011 at 08:21:20AM +0800, Adrian Chadd wrote:
On 8 July 2011 22:19, Alex Hacker hac...@epn.ru wrote:
Oh sorry, let me take last words back. Robert is right it does not work
with AR9380.
Power control mechanism does not depend on
AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE bit.
Have you just manually tried setting the relevant register using the
debug register read/write setup?
Or when you set bit 6 in 0x993c, bit 6 doesn't stay set?
adrian
___
ath9k-devel mailing list
ath9k-devel@lists.ath9k.org
On Fri, Jul 8, 2011 at 7:49 PM, Alex Hacker hac...@epn.ru wrote:
Oh sorry, let me take last words back. Robert is right it does not work with
AR9380.
Power control mechanism does not depend on
AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE bit.
The AR_PHY_POWER_TX_RATE_MAX register contains a
On Mon, Jul 11, 2011 at 10:39:46PM +0800, Adrian Chadd wrote:
Have you just manually tried setting the relevant register using the
debug register read/write setup?
The TPC code is written aproximately 2 years ago in our propiertary
AR5416/AR92xx driver
which I currently adopt for AR9300. For
On Mon, Jul 11, 2011 at 8:43 PM, Alex Hacker hac...@epn.ru wrote:
On Mon, Jul 11, 2011 at 10:39:46PM +0800, Adrian Chadd wrote:
Have you just manually tried setting the relevant register using the
debug register read/write setup?
The TPC code is written aproximately 2 years ago in our
If the pre-AR9003 TPC code in question was public and in
ath9k/mac80211, I'd consider give getting it going on the AR9300 a
shot. I've been meaning to tinker with these NICs for a while.
(hint. :)
Adrian
___
ath9k-devel mailing list
Yes, the EEPROM power calibration is implemented (oh excuse me, retyped from
ath9k :).
Any way power detector calibration can not be a reason, so plain (not per
packet) power
control is works as expected.
Best regards,
Alex.
On Mon, Jul 11, 2011 at 08:51:48PM +0530, Mohammed Shafi wrote:
On
On Mon, Jul 11, 2011 at 11:23:18PM +0800, Adrian Chadd wrote:
If the pre-AR9003 TPC code in question was public and in
ath9k/mac80211, I'd consider give getting it going on the AR9300 a
shot. I've been meaning to tinker with these NICs for a while.
(hint. :)
Adrian
Of coarse it's a
Does nobody have a clue about the problem? Reproducing the issue is totally
easy: Just set the AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE bit in the
AR_PHY_POWER_TX_RATE_MAX register and write a tx-power to the packet
descriptor - it won't work! Is nobody at Atheros bothered by the fact that
transmit
On Fri, Jul 8, 2011 at 2:54 PM, Robert Budde robert.bu...@gmx.net wrote:
Does nobody have a clue about the problem? Reproducing the issue is totally
easy: Just set the AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE bit in the
AR_PHY_POWER_TX_RATE_MAX register and write a tx-power to the packet
descriptor
On Fri, Jul 8, 2011 at 2:54 PM, Robert Budde robert.bu...@gmx.net wrote:
Does nobody have a clue about the problem? Reproducing the issue is totally
easy: Just set the AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE bit in the
AR_PHY_POWER_TX_RATE_MAX register and write a tx-power to the packet
descriptor
] Im Auftrag von Mohammed Shafi
Gesendet: Freitag, 8. Juli 2011 14:00
An: Robert Budde
Cc: ath9k-devel@lists.ath9k.org
Betreff: Re: [ath9k-devel] AR9380 - Transmit power control per packet
On Fri, Jul 8, 2011 at 2:54 PM, Robert Budde robert.bu...@gmx.net wrote:
Does nobody have a clue about
@lists.ath9k.org
Betreff: Re: [ath9k-devel] AR9380 - Transmit power control per packet
On Fri, Jul 8, 2011 at 2:54 PM, Robert Budde robert.bu...@gmx.net wrote:
Does nobody have a clue about the problem? Reproducing the issue is
totally
easy: Just set the AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE bit
Oh sorry, let me take last words back. Robert is right it does not work with
AR9380.
Power control mechanism does not depend on AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE
bit.
The AR_PHY_POWER_TX_RATE_MAX register contains a different value 0x00367044 on
AR9380 and
0x007f on older chips.
On Fri,
On 8 July 2011 22:19, Alex Hacker hac...@epn.ru wrote:
Oh sorry, let me take last words back. Robert is right it does not work with
AR9380.
Power control mechanism does not depend on
AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE bit.
The AR_PHY_POWER_TX_RATE_MAX register contains a different value
Hi all,
for a research project we are trying to use TPC per packet on AR9380
chipsets. We are setting the AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE bit in the
AR_PHY_POWER_TX_RATE_MAX register. Then we are setting the desired tx power
in word 11 of the tx descriptor. Setting the power on all other
19 matches
Mail list logo
