Signed-off-by: Eric Nelson <eric.nel...@boundarydevices.com>
---
 arch/arm/include/asm/arch-mx6/mx6q_pins.h | 12 ++++++------
 1 file changed, 6 insertions(+), 6 deletions(-)

diff --git a/arch/arm/include/asm/arch-mx6/mx6q_pins.h 
b/arch/arm/include/asm/arch-mx6/mx6q_pins.h
index 84d3bd9..efc7651 100644
--- a/arch/arm/include/asm/arch-mx6/mx6q_pins.h
+++ b/arch/arm/include/asm/arch-mx6/mx6q_pins.h
@@ -62,7 +62,7 @@ enum {
        MX6_PAD_RGMII_RX_CTL__USBOH3_H3_DATA   = IOMUX_PAD(0x0380, 0x006C, 0, 
0x0000, 0, 0),
        MX6_PAD_RGMII_RX_CTL__RGMII_RX_CTL      = IOMUX_PAD(0x0380, 0x006C, 1, 
0x0858, 0, 0),
        MX6_PAD_RGMII_RX_CTL__GPIO_6_24 = IOMUX_PAD(0x0380, 0x006C, 5, 0x0000, 
0, 0),
-       MX6_PAD_RGMII_RX_CTL__MIPI_DPHY_IN_5    = IOMUX_PAD(0x0380, 0x006C, 6, 
0x0000, 0, 0),
+       MX6_PAD_RGMII_RX_CTL__MIPI_CORE_DPHY_TEST_IN_5  = IOMUX_PAD(0x0380, 
0x006C, 6, 0x0000, 0, 0),
        MX6_PAD_RGMII_RD0__MIPI_HSI_CRL_RX_RDY = IOMUX_PAD(0x0384, 0x0070, 0, 
0x0000, 0, 0),
        MX6_PAD_RGMII_RD0__ENET_RGMII_RD0      = IOMUX_PAD(0x0384, 0x0070, 1, 
0x0848, 0, 0),
        MX6_PAD_RGMII_RD0__GPIO_6_25            = IOMUX_PAD(0x0384, 0x0070, 5, 
0x0000, 0, 0),
@@ -70,12 +70,12 @@ enum {
        MX6_PAD_RGMII_TX_CTL__USBOH3_H2_STROBE = IOMUX_PAD(0x0388, 0x0074, 0, 
0x0000, 0, 0),
        MX6_PAD_RGMII_TX_CTL__RGMII_TX_CTL      = IOMUX_PAD(0x0388, 0x0074, 1, 
0x0000, 0, 0),
        MX6_PAD_RGMII_TX_CTL__GPIO_6_26 = IOMUX_PAD(0x0388, 0x0074, 5, 0x0000, 
0, 0),
-       MX6_PAD_RGMII_TX_CTL__CORE_DPHY_IN_7    = IOMUX_PAD(0x0388, 0x0074, 6, 
0x0000, 0, 0),
+       MX6_PAD_RGMII_TX_CTL__MIPI_CORE_DPHY_TEST_IN_7  = IOMUX_PAD(0x0388, 
0x0074, 6, 0x0000, 0, 0),
        MX6_PAD_RGMII_TX_CTL__ENET_ANATOP_ETHERNET_REF_OUT      = 
IOMUX_PAD(0x0388, 0x0074, 7, 0x083C, 0, 0),
        MX6_PAD_RGMII_RD1__MIPI_HSI_CTRL_TX_FL = IOMUX_PAD(0x038C, 0x0078, 0, 
0x0000, 0, 0),
        MX6_PAD_RGMII_RD1__ENET_RGMII_RD1       = IOMUX_PAD(0x038C, 0x0078, 1, 
0x084C, 0, 0),
        MX6_PAD_RGMII_RD1__GPIO_6_27            = IOMUX_PAD(0x038C, 0x0078, 5, 
0x0000, 0, 0),
-       MX6_PAD_RGMII_RD1__CORE_DPHY_TEST_IN_8 = IOMUX_PAD(0x038C, 0x0078, 6, 
0x0000, 0, 0),
+       MX6_PAD_RGMII_RD1__MIPI_CORE_DPHY_TEST_IN_8 = IOMUX_PAD(0x038C, 0x0078, 
6, 0x0000, 0, 0),
        MX6_PAD_RGMII_RD1__SJC_FAIL             = IOMUX_PAD(0x038C, 0x0078, 7, 
0x0000, 0, 0),
        MX6_PAD_RGMII_RD2__MIPI_HSI_CRL_TX_DTA = IOMUX_PAD(0x0390, 0x007C, 0, 
0x0000, 0, 0),
        MX6_PAD_RGMII_RD2__ENET_RGMII_RD2       = IOMUX_PAD(0x0390, 0x007C, 1, 
0x0850, 0, 0),
@@ -1374,7 +1374,7 @@ enum {
        MX6_PAD_NANDF_ALE__USBOH3_UH3_DFD_OUT_12        = IOMUX_PAD(0x06C0, 
0x02D8, 3, 0x0000, 0, 0),
        MX6_PAD_NANDF_ALE__USBOH3_UH2_DFD_OUT_12        = IOMUX_PAD(0x06C0, 
0x02D8, 4, 0x0000, 0, 0),
        MX6_PAD_NANDF_ALE__GPIO_6_8             = IOMUX_PAD(0x06C0, 0x02D8, 5, 
0x0000, 0, 0),
-       MX6_PAD_NANDF_ALE__MIPI_CR_DPHY_IN_24   = IOMUX_PAD(0x06C0, 0x02D8, 6, 
0x0000, 0, 0),
+       MX6_PAD_NANDF_ALE__MIPI_CORE_DPHY_TEST_IN_24    = IOMUX_PAD(0x06C0, 
0x02D8, 6, 0x0000, 0, 0),
        MX6_PAD_NANDF_ALE__TPSMP_HTRANS_1       = IOMUX_PAD(0x06C0, 0x02D8, 7, 
0x0000, 0, 0),
        MX6_PAD_NANDF_WP_B__RAWNAND_RESETN      = IOMUX_PAD(0x06C4, 0x02DC, 0, 
0x0000, 0, 0),
        MX6_PAD_NANDF_WP_B__IPU2_SISG_5 = IOMUX_PAD(0x06C4, 0x02DC, 1, 0x0000, 
0, 0),
@@ -1382,7 +1382,7 @@ enum {
        MX6_PAD_NANDF_WP_B__USBOH3_UH3_DFD_OUT_13 = IOMUX_PAD(0x06C4, 0x02DC, 
3, 0x0000, 0, 0),
        MX6_PAD_NANDF_WP_B__USBOH3_UH2_DFD_OUT_13 = IOMUX_PAD(0x06C4, 0x02DC, 
4, 0x0000, 0, 0),
        MX6_PAD_NANDF_WP_B__GPIO_6_9            = IOMUX_PAD(0x06C4, 0x02DC, 5, 
0x0000, 0, 0),
-       MX6_PAD_NANDF_WP_B__MIPI_CR_DPHY_OUT32  = IOMUX_PAD(0x06C4, 0x02DC, 6, 
0x0000, 0, 0),
+       MX6_PAD_NANDF_WP_B__MIPI_CORE_DPHY_TEST_OUT_32  = IOMUX_PAD(0x06C4, 
0x02DC, 6, 0x0000, 0, 0),
        MX6_PAD_NANDF_WP_B__PL301_PER1_HSIZE_0 = IOMUX_PAD(0x06C4, 0x02DC, 7, 
0x0000, 0, 0),
        MX6_PAD_NANDF_RB0__RAWNAND_READY0       = IOMUX_PAD(0x06C8, 0x02E0, 0, 
0x0000, 0, 0),
        MX6_PAD_NANDF_RB0__IPU2_DI0_PIN1        = IOMUX_PAD(0x06C8, 0x02E0, 1, 
0x0000, 0, 0),
@@ -1390,7 +1390,7 @@ enum {
        MX6_PAD_NANDF_RB0__USBOH3_UH3_DFD_OUT_14 = IOMUX_PAD(0x06C8, 0x02E0, 3, 
0x0000, 0, 0),
        MX6_PAD_NANDF_RB0__USBOH3_UH2_DFD_OUT_14 = IOMUX_PAD(0x06C8, 0x02E0, 4, 
0x0000, 0, 0),
        MX6_PAD_NANDF_RB0__GPIO_6_10            = IOMUX_PAD(0x06C8, 0x02E0, 5, 
0x0000, 0, 0),
-       MX6_PAD_NANDF_RB0__MIPI_CR_DPHY_OUT_33  = IOMUX_PAD(0x06C8, 0x02E0, 6, 
0x0000, 0, 0),
+       MX6_PAD_NANDF_RB0__MIPI_CORE_DPHY_TEST_OUT_33   = IOMUX_PAD(0x06C8, 
0x02E0, 6, 0x0000, 0, 0),
        MX6_PAD_NANDF_RB0__PL301_PER1_HSIZE_1   = IOMUX_PAD(0x06C8, 0x02E0, 7, 
0x0000, 0, 0),
        MX6_PAD_NANDF_CS0__RAWNAND_CE0N = IOMUX_PAD(0x06CC, 0x02E4, 0, 0x0000, 
0, 0),
        MX6_PAD_NANDF_CS0__USBOH3_UH3_DFD_OUT_15 = IOMUX_PAD(0x06CC, 0x02E4, 3, 
0x0000, 0, 0),
-- 
1.8.1.2

_______________________________________________
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot

Reply via email to