On Tue, Mar 15, 2022 at 09:13:15PM -0600, Simon Glass wrote:
> Hi Masami,
>
> On Tue, 15 Mar 2022 at 02:36, Masami Hiramatsu
> wrote:
> >
> > Hi Simon,
> >
> > 2022年3月15日(火) 14:04 Simon Glass :
> > >
> > > Hi Masami,
> > >
> > > On Mon, 14 Mar 2022 at 18:40, Masami Hiramatsu
> > > wrote:
> > >
On Fri, 11 Mar 2022 at 05:12, Tom Rini wrote:
>
> This commit re-introduced a migrated CONFIG symbol to the board header
> file. These changes should likely be handled via documentation instead,
> as well.
>
> Cc: Simon Glass
> Signed-off-by: Tom Rini
> ---
> include/configs/efi-x86_app.h |
On Mon, 14 Mar 2022 at 20:14, Jim Liu wrote:
>
> Add watchdog controller driver for NPCM7xx/npcm8xx
>
> Signed-off-by: Jim Liu
> Reviewed-by: Stefan Roese
>
> Changes for v4:
>- add a bit of detail about the device in Kconfig
>- lower-case hex change
>- remove the reset function
Hi Masami,
On Tue, 15 Mar 2022 at 02:36, Masami Hiramatsu
wrote:
>
> Hi Simon,
>
> 2022年3月15日(火) 14:04 Simon Glass :
> >
> > Hi Masami,
> >
> > On Mon, 14 Mar 2022 at 18:40, Masami Hiramatsu
> > wrote:
> > >
> > > Hi Simon,
> > >
> > > 2022年3月15日(火) 3:24 Simon Glass :
> > > >
> > > > > > OK,
This is an attempt to cover the common cases found when enabling driver
model for serial on a new board.
Signed-off-by: Simon Glass
---
Changes in v2:
- Add an example patch
- Mention removing old code that is not used
doc/develop/driver-model/serial-howto.rst | 152 ++
1
Hi Fabio,
On Tue, 15 Mar 2022 at 18:52, Fabio Estevam wrote:
>
> Hi Simon,
>
> On Tue, Mar 15, 2022 at 6:15 PM Simon Glass wrote:
>
> > Oh I think I meant iMX8. Would it be OK to just say that in both places?
>
> Was this tested on a real i.MX8QM board?
Yes, an iMX8Q board that I have.
>
> If
Hi Tom,
The following changes since commit c149bf41404e34014e37de32fac332892b11bd4a:
Prepare v2022.04-rc4 (2022-03-14 16:39:08 -0400)
are available in the Git repository at:
https://source.denx.de/u-boot/custodians/u-boot-riscv.git
for you to fetch changes up to
Hi Tudor
>
> On 3/15/22 10:45, liao jaime wrote:
> > EXTERNAL EMAIL: Do not click links or open attachments unless you know the
> > content is safe
> >
> > Hi
> >
> >> Hi,
> >>
> >> On 3/10/22 08:59, JaimeLiao wrote:
> >>> +static int spi_nor_generall_octal_dtr_enable(struct spi_nor *nor)
> >>
>
On 2022/3/16 01:46, Alper Nebi Yasak wrote:
On RK3568, a register bit must be set to enable Enhanced Strobe.
However, it appears that the address of this register may differ from
vendor to vendor and should be read from the underlying MMC IP. Let the
Rockchip SDHCI driver read this address and
On 3/9/22 05:33, tudor.amba...@microchip.com wrote:
Hi,
[...]
drivers/mtd/spi/spi-nor-ids.c | 5 +
1 file changed, 5 insertions(+)
diff --git a/drivers/mtd/spi/spi-nor-ids.c b/drivers/mtd/spi/spi-nor-ids.c
index b551ebd75ef..e2d09fc747d 100644
--- a/drivers/mtd/spi/spi-nor-ids.c
+++
On 2022/3/16 01:46, Alper Nebi Yasak wrote:
On RK3399, a register bit must be set to enable Enhanced Strobe.
Let the Rockchip SDHCI driver set it when Enhanced Strobe configuration
is requested. However, having it set makes the lower-speed modes stop
working and makes reinitialization fail, so
HI Alper,
On 2022/3/16 01:46, Alper Nebi Yasak wrote:
Delegate setting the Enhanced Strobe configuration to individual drivers
if they set a function for it. Return -ENOTSUPP if they do not, like
what the MMC uclass does.
Signed-off-by: Alper Nebi Yasak
Reviewed-by: Jaehoon Chung
Hi all,
This series have been tested successfully on the RK3568 EVB1.
Test info：
=> mmc list
mmc@fe2b: 1
mmc@fe31: 0 (eMMC)
mmc info
Device: mmc@fe31
Manufacturer ID: 45
OEM: 100
Name: DA601
Bus Speed: 2
Mode: HS400ES (200MHz)
Rd Block Len: 512
MMC version 5.1
High
Commit f11513d99787 ("net: phy: realtek: Add tx/rx delay config for
8211e") made the Realtek PHY driver honour the phy-mode DT property,
to set up the proper delay scheme for the RX and TX lines. A similar
change in the kernel revealed that those properties were mostly wrong.
The kernel DTs got
Commit 5bc4cd05d7d4 ("sunxi: move non-essential code out of s_init()")
moved the call to eth_init_board() from s_init() into board_init_f().
This means it's now only called from the SPL, which makes sense for
most of the other moved low-level functions. However the GMAC pinmux and
clock setup in
Hi,
testing on a BananaPi M1 board revealed that Ethernet has regressed
since the last release due to not only one, but two bugs:
- The pinmux and GMAC clock setup for the A20 GMAC is apparently called
too early now.
- The updated RGMII phy-mode properties are now taken for real, so many
Hi Simon,
On Tue, Mar 15, 2022 at 6:15 PM Simon Glass wrote:
> Oh I think I meant iMX8. Would it be OK to just say that in both places?
Was this tested on a real i.MX8QM board?
If not, you could use an example for i.MX7 that I tested on a imx7s-warp:
Hi Ilias,
On Tue, 15 Mar 2022 at 00:34, Ilias Apalodimas
wrote:
>
> Hi Simon,
>
> On Mon, 14 Mar 2022 at 20:24, Simon Glass wrote:
> >
>
> [...]
>
> > > > > + }
> > > >
> > > > This really should be in the device tree so what you are doing here is
> > > > quite strange.
> > >
> > > Like I
Hi Heinrich,
On Tue, 15 Mar 2022 at 12:26, Heinrich Schuchardt wrote:
>
>
>
> Am 15. März 2022 18:47:09 MEZ schrieb Simon Glass :
> >Hi Heinrich,
> >
> >On Tue, 15 Mar 2022 at 04:31, Heinrich Schuchardt wrote:
> >>
> >> On 3/15/22 01:43, Masami Hiramatsu wrote:
> >> > Use sysreset_walk_halt()
Hi Fabio,
On Tue, 15 Mar 2022 at 05:25, Fabio Estevam wrote:
>
> Hi Simon,
>
> On Tue, Mar 15, 2022 at 2:54 AM Simon Glass wrote:
>
> > +For example, on iMX6::
> > +
> > + lpuart3: serial@5a09 {
> > + compatible = "fsl,imx8qm-lpuart";
>
> I found this part confusing as i.MX6 does not
Hi Tom,
On Mon, 14 Mar 2022 at 16:42, Tom Rini wrote:
>
> On Mon, Mar 14, 2022 at 03:43:05PM -0600, Simon Glass wrote:
> > Hi Tom,
> >
> > On Mon, 14 Mar 2022 at 14:23, Tom Rini wrote:
> > >
> > > On Mon, Mar 14, 2022 at 02:18:14PM -0600, Simon Glass wrote:
> > > > Hi Tom,
> > > >
> > > > On
On Tue, Mar 15, 2022 at 10:01:13PM +0100, Soeren Moch wrote:
> On 15.03.22 21:47, Fabio Estevam wrote:
> > From: Fabio Estevam
> >
> > Conversion to DM_SERIAL is mandatory.
> >
> > Select DM_SERIAL and add a imx6q-tbs2910-u-boot.dtsi file
> > that describes the nodes that require dm-pre-reloc,
On 15.03.22 21:47, Fabio Estevam wrote:
From: Fabio Estevam
Conversion to DM_SERIAL is mandatory.
Select DM_SERIAL and add a imx6q-tbs2910-u-boot.dtsi file
that describes the nodes that require dm-pre-reloc, which allows
the DM model to configure the UART pinctrl early.
Remove the now
Hi Fabio,
On 15.03.22 00:16, Fabio Estevam wrote:
Hi Soeren,
On Mon, Mar 14, 2022 at 7:38 PM Tom Rini wrote:
Again, DM_SERIAL can be enabled on the board as he's already shown by
setting two options, which silences the warning, increases the size and
doesn't make anything better. That's
From: Fabio Estevam
Conversion to DM_SERIAL is mandatory.
Select DM_SERIAL and add a imx6q-tbs2910-u-boot.dtsi file
that describes the nodes that require dm-pre-reloc, which allows
the DM model to configure the UART pinctrl early.
Remove the now unneeded board UART initialization.
Config tweaks to enable the right I2C driver
The following changes since commit c96137000e4cf486dcb164fd67a1a0b5b2fb99c6:
Merge tag 'efi-2022-04-rc3-2' of
https://source.denx.de/u-boot/custodians/u-boot-efi (2022-03-13 08:18:17
-0400)
are available in the Git repository at:
On Tue, Mar 15, 2022 at 04:34:51PM -0400, Jérôme Carretero wrote:
> This was implemented in order to get dual-slot bootloader
> partitions on the BeagleBone Black, whose MLO boots from
> the first bootable partition: MLO chainloads u-boot in the
> same way.
>
> Signed-off-by: Jérôme Carretero
This was implemented in order to get dual-slot bootloader
partitions on the BeagleBone Black, whose MLO boots from
the first bootable partition: MLO chainloads u-boot in the
same way.
Signed-off-by: Jérôme Carretero
---
common/spl/Kconfig | 3 ++-
common/spl/spl_mmc.c | 32
On 3/15/2022 1:01 PM, Tom Rini wrote:
> On Tue, Mar 15, 2022 at 12:08:02PM -0700, Troy Kisky wrote:
>> On 2/8/2022 6:30 AM, Tom Rini wrote:
>>> On Fri, Jan 07, 2022 at 10:33:34AM -0800, Troy Kisky wrote:
On 1/7/2022 7:12 AM, Tom Rini wrote:
> On Thu, Jan 06, 2022 at 01:14:40PM -0800, Troy
Signed-off-by: Tom Rini
---
.azure-pipelines.yml| 2 +-
.gitlab-ci.yml | 2 +-
tools/docker/Dockerfile | 2 +-
3 files changed, 3 insertions(+), 3 deletions(-)
diff --git a/.azure-pipelines.yml b/.azure-pipelines.yml
index 8352b10348de..cf49161c6f3a 100644
---
On Thu, Mar 10, 2022 at 01:38:37PM -0500, Jérôme Carretero wrote:
> This was implemented in order to get dual-slot bootloader
> partitions on the BeagleBone Black, whose MLO boots from
> the first bootable partition: MLO chainloads u-boot in the
> same way.
>
> Signed-off-by: Jérôme Carretero
>
On Tue, Mar 15, 2022 at 11:03 AM Sarmad Ahmad wrote:
>
> Hi,
> first thank you for the fast answer
> I have tried it but unfortunately still the same error.
Which U-Boot version are you using?
Please try a recent version, such as U-Boot 2022.01, and paste all
your commands.
On Tue, Mar 15, 2022 at 12:08:02PM -0700, Troy Kisky wrote:
> On 2/8/2022 6:30 AM, Tom Rini wrote:
> > On Fri, Jan 07, 2022 at 10:33:34AM -0800, Troy Kisky wrote:
> >> On 1/7/2022 7:12 AM, Tom Rini wrote:
> >>> On Thu, Jan 06, 2022 at 01:14:40PM -0800, Troy Kisky wrote:
> On 12/28/2021 5:11
On 2/8/2022 6:30 AM, Tom Rini wrote:
> On Fri, Jan 07, 2022 at 10:33:34AM -0800, Troy Kisky wrote:
>> On 1/7/2022 7:12 AM, Tom Rini wrote:
>>> On Thu, Jan 06, 2022 at 01:14:40PM -0800, Troy Kisky wrote:
On 12/28/2021 5:11 AM, Tom Rini wrote:
> On Tue, Dec 28, 2021 at 01:33:05AM -0700,
On 3/15/22 16:35, Heiko Thiery wrote:
Hi Angus and all,
Hi,
[...]
U-Boot 2022.04-rc4-8-g390d9bf9a1 (Mar 15 2022 - 16:26:59 +0100)
CPU: Freescale i.MX8MQ rev2.1 at 800 MHz
Reset cause: POR
Model: Kontron pITX-imx8m
DRAM: alloc space exhausted
alloc space exhausted
alloc space
Am 15. März 2022 18:47:09 MEZ schrieb Simon Glass :
>Hi Heinrich,
>
>On Tue, 15 Mar 2022 at 04:31, Heinrich Schuchardt wrote:
>>
>> On 3/15/22 01:43, Masami Hiramatsu wrote:
>> > Use sysreset_walk_halt() directly from reset-after-capsule-on-disk
>> > feature to reboot (cold reset) machine
Hi Heinrich,
On Tue, 15 Mar 2022 at 04:31, Heinrich Schuchardt wrote:
>
> On 3/15/22 01:43, Masami Hiramatsu wrote:
> > Use sysreset_walk_halt() directly from reset-after-capsule-on-disk
> > feature to reboot (cold reset) machine instead of using reset command
> > interface, since this is not a
On RK3568, a register bit must be set to enable Enhanced Strobe.
However, it appears that the address of this register may differ from
vendor to vendor and should be read from the underlying MMC IP. Let the
Rockchip SDHCI driver read this address and set the relevant bit when
Enhanced Strobe
On RK3399, a register bit must be set to enable Enhanced Strobe.
Let the Rockchip SDHCI driver set it when Enhanced Strobe configuration
is requested. However, having it set makes the lower-speed modes stop
working and makes reinitialization fail, so let it be unset as needed in
set_control_reg().
On Mon, 14 Mar 2022 at 18:43, Masami Hiramatsu
wrote:
>
> Use sysreset_walk_halt() directly from reset-after-capsule-on-disk
> feature to reboot (cold reset) machine instead of using reset command
> interface, since this is not a command.
>
> Signed-off-by: Masami Hiramatsu
> ---
>
Delegate setting the Enhanced Strobe configuration to individual drivers
if they set a function for it. Return -ENOTSUPP if they do not, like
what the MMC uclass does.
Signed-off-by: Alper Nebi Yasak
Reviewed-by: Jaehoon Chung
---
(no changes since v4)
Changes in v4:
- Add comment for SDHCI
This series implements support for the HS400 Enhanced Strobe mode on the
Rockchip SDHCI driver, for both RK3399 and RK3568. To test, I'm building
for chromebook_kevin with the following configs enabled:
+CONFIG_MMC_SPEED_MODE_SET=y
[...]
CONFIG_MMC_PWRSEQ=y
Set digest_size SHA384 and SHA512 algorithms in pkcs7 and x509,
(not set by ported linux code, but needed by __UBOOT__ part).
EFI_CAPSULE_AUTHENTICATE doesn't select these algos but required for
correctness if certificates contain sha384WithRSAEncryption or
sha512WithRSAEncryption OIDs.
On Fri, Nov 19, 2021 at 12:28 PM Simon Glass wrote:
>
> Show the U-Boot logo by default. This is only 7KB in size so seems like
> a useful default for boards that enable a display.
>
> If SPLASH_SCREEN is enabled, it is not enabled by default, so as not to
> conflict with that feature.
>
> Also
On 2022-03-15 08:46, Angus Ainslie wrote:
Hi Heiko,
On 2022-03-15 08:35, Heiko Thiery wrote:
Hi Angus and all,
Am Di., 15. März 2022 um 14:09 Uhr schrieb Angus Ainslie
:
This is a DM clock driver based off the imx8mm u-boot driver and
the linux
kernel driver.
All of
Hi Heiko,
On 2022-03-15 08:35, Heiko Thiery wrote:
Hi Angus and all,
Am Di., 15. März 2022 um 14:09 Uhr schrieb Angus Ainslie :
This is a DM clock driver based off the imx8mm u-boot driver and
the linux
kernel driver.
All of the PLLs and clocks are initialized so the
From: Marek Behún
Commit 0934dddc6436 ("arm: a37xx: Update DTS files to version from
upstream Linux kernel") ported Linux's device-tree files for Armada 3720
SOCs. This broke network on Turris MOX, because the SOC's MDIO bus in
U-Boot currently isn't probed via DM as it's own device, but is
Hi Angus and all,
Am Di., 15. März 2022 um 14:09 Uhr schrieb Angus Ainslie :
> This is a DM clock driver based off the imx8mm u-boot driver and the linux
> kernel driver.
>
> All of the PLLs and clocks are initialized so the subsystems below are
> functional and tested.
>
> 1) USB host and
Hi Angus,
Am Di., 15. März 2022 um 14:09 Uhr schrieb Angus Ainslie :
> This is a DM clock driver based off the imx8mm u-boot driver and the linux
> kernel driver.
>
> All of the PLLs and clocks are initialized so the subsystems below are
> functional and tested.
>
> 1) USB host and peripheral
>
Hi,
first thank you for the fast answer
I have tried it but unfortunately still the same error.
The output of mlocate confirms that arm-linux-gnueabihf- is present in the path
/usr/bin/arm-linux-gnueabihf-addr2line
/usr/bin/arm-linux-gnueabihf-ar
/usr/bin/arm-linux-gnueabihf-as
All of the imx8m[nmpq] use the same clk_ops functions so move them
to a common file.
Signed-off-by: Angus Ainslie
Reviewed-by: Marek Vasut
---
drivers/clk/imx/Makefile | 8 +--
drivers/clk/imx/clk-imx8m.c | 108 +++
drivers/clk/imx/clk-imx8m.h | 12
Re-factor the imx8m[nmpq] rate tables into the common pll1416x clock
driver.
43cdaa1567ad3 ("clk: imx8mm: Move 1443X/1416X PLL clock structure to common
place")
Signed-off-by: Angus Ainslie
---
drivers/clk/imx/clk-imx8mm.c | 60 +++-
drivers/clk/imx/clk-imx8mn.c
This is a DM clock driver based off the imx8mm u-boot driver and the linux
kernel driver.
All of the PLLs and clocks are initialized so the subsystems below are
functional and tested.
1) USB host and peripheral
2) ECSPI
3) UART
4) I2C all busses
5) USDHC for eMMC support
6) USB storage
7) GPIO
Sync the clock ids with the mainline kernel
077de6e1c9f ("clk: imx8mq: add PLL monitor output")
Signed-off-by: Angus Ainslie
Reviewed-by: Marek Vasut
---
include/dt-bindings/clock/imx8mq-clock.h | 16 +++-
1 file changed, 15 insertions(+), 1 deletion(-)
diff --git
This is a DM clock driver for the imx8mq based on the linux kernel
driver and the u-boot imx8mm clock driver.
It also removes some code duplication in the imx8m[nmp] clock drivers.
Changes since v3:
Fixed driver spelling
Moved rate macros out of the header into the dot c
Changes since v2:
On Tue, Mar 15, 2022 at 08:24:54AM -0300, Fabio Estevam wrote:
> Hi Simon,
>
> On Tue, Mar 15, 2022 at 2:54 AM Simon Glass wrote:
>
> > +For example, on iMX6::
> > +
> > + lpuart3: serial@5a09 {
> > + compatible = "fsl,imx8qm-lpuart";
>
> I found this part confusing as i.MX6 does
On Tue, Mar 15, 2022 at 10:47:57AM +0100, Robert Marko wrote:
> On Mon, Mar 14, 2022 at 2:10 PM Tom Rini wrote:
> >
> > On Mon, Mar 14, 2022 at 06:37:02PM +0900, Jaehoon Chung wrote:
> > > On 3/12/22 03:14, Robert Marko wrote:
> > > > Generic SDHCI driver received support for checking the busy
On Tue, Mar 15, 2022 at 02:28:11AM +0100, Marek Vasut wrote:
> Bugfix for dwc2 USB driver.
>
> The following changes since commit c96137000e4cf486dcb164fd67a1a0b5b2fb99c6:
>
> Merge tag 'efi-2022-04-rc3-2' of
> https://source.denx.de/u-boot/custodians/u-boot-efi (2022-03-13 08:18:17
> -0400)
On Mon, Mar 14, 2022 at 11:33:18PM +0100, Anatolij Gustschin wrote:
> Hi Tom,
>
> please pull video fixes for v2022.04-rc4.
>
> CI: https://source.denx.de/u-boot/custodians/u-boot-video/-/pipelines/11220
>
> Thanks,
> Anatolij
>
> The following changes since commit
Hi Sarmad,
On Tue, Mar 15, 2022 at 8:43 AM Sarmad Ahmad wrote:
>
> Hi,
>
> i am stundent and try to build u-boot for board cora-z7-10
>
> I build u-boot as follows
>
>
>
> export ARCH=arm
>
> export CROSS_COMPILE=gcc-7-arm-linux-gnueabihf-
Try:
export ARCH=arm
export
Hi,
i am stundent and try to build u-boot for board cora-z7-10
I build u-boot as follows
export ARCH=arm
export CROSS_COMPILE=gcc-7-arm-linux-gnueabihf-
export DEVICE_TREE="zynq-zc702"
make xilinx_zynq_virt_defconfig
make
I have also tried this export command from unfortunately also
From: "Lokanathan, Raaj"
Add support for reading data/images from this ISSI QSPI flash.
Signed-off-by: Lokanathan, Raaj
---
drivers/mtd/spi/spi-nor-tiny.c | 6 --
1 file changed, 4 insertions(+), 2 deletions(-)
diff --git a/drivers/mtd/spi/spi-nor-tiny.c b/drivers/mtd/spi/spi-nor-tiny.c
Hi Johannes
On 3/7/22 20:14, Johannes (krjdev) Krottmayer wrote:
Hi Patrice
On 07.03.22 18:38, Patrice CHOTARD wrote:
Hi Johannes
+Alexandre who is STM32 kernel maintainer.
Okay, no problem. :)
On 3/7/22 18:24, Johannes (krjdev) Krottmayer wrote:
Hi Patrice
Thanks for the answer.
On
The uncompressed kernel image size increases along the kernel's
development. It might be more than 36MB, which will overlap the script
address, even the device tree blob and initial RAM disk memory area.
This patch extends the reserved memory of kernel image up to 0x0290
permits fairly large
Hi Simon,
On Tue, Mar 15, 2022 at 2:54 AM Simon Glass wrote:
> +For example, on iMX6::
> +
> + lpuart3: serial@5a09 {
> + compatible = "fsl,imx8qm-lpuart";
I found this part confusing as i.MX6 does not have lpuart.
> +For example, on iMX6, put this in your xxx-u-boot.dtsi file::
>
On 3/14/22 19:24, Simon Glass wrote:
Hi Matthias,
On Mon, 14 Mar 2022 at 05:04, wrote:
From: Matthias Brugger
Add documentation about the different configuration files for the
RaspberryPi board family.
Signed-off-by: Matthias Brugger
---
doc/board/raspberrypi/index.rst | 10 +
On 3/15/22 01:43, Masami Hiramatsu wrote:
Use sysreset_walk_halt() directly from reset-after-capsule-on-disk
feature to reboot (cold reset) machine instead of using reset command
interface, since this is not a command.
As long as not all UEFI supported boards use sysreset you cannot do this
On 3/15/22 10:52, Patrice CHOTARD wrote:
On 3/15/22 10:49, Marek Vasut wrote:
On 3/15/22 10:02, Patrice CHOTARD wrote:
Hi Marek
On 3/15/22 09:51, Marek Vasut wrote:
On 3/15/22 09:19, Patrice CHOTARD wrote:
Hi Marek
On 3/15/22 08:48, Patrice CHOTARD wrote:
Hi Marek
On 3/14/22 13:35,
On 3/15/22 10:49, Marek Vasut wrote:
> On 3/15/22 10:02, Patrice CHOTARD wrote:
>> Hi Marek
>>
>> On 3/15/22 09:51, Marek Vasut wrote:
>>> On 3/15/22 09:19, Patrice CHOTARD wrote:
Hi Marek
On 3/15/22 08:48, Patrice CHOTARD wrote:
> Hi Marek
>
> On 3/14/22 13:35, Marek
On 3/15/22 10:02, Patrice CHOTARD wrote:
Hi Marek
On 3/15/22 09:51, Marek Vasut wrote:
On 3/15/22 09:19, Patrice CHOTARD wrote:
Hi Marek
On 3/15/22 08:48, Patrice CHOTARD wrote:
Hi Marek
On 3/14/22 13:35, Marek Vasut wrote:
This patch configures U-Boot SPL for DHCOM SoM to permit DFU
On Mon, Mar 14, 2022 at 2:10 PM Tom Rini wrote:
>
> On Mon, Mar 14, 2022 at 06:37:02PM +0900, Jaehoon Chung wrote:
> > On 3/12/22 03:14, Robert Marko wrote:
> > > Generic SDHCI driver received support for checking the busy status by
> > > polling the DAT[0] level instead of waiting for the worst
On 3/15/22 10:04, Patrice CHOTARD wrote:
On 3/15/22 09:49, Marek Vasut wrote:
On 3/15/22 08:54, Patrice CHOTARD wrote:
Hi Patrick
On 2/23/22 10:05, Patrice CHOTARD wrote:
Hi Patrick
On 1/31/22 16:07, Patrick Delaunay wrote:
Device tree alignment with Linux kernel v5.17-rc1
- ARM: dts:
On Tue, Mar 01, 2022 at 10:35:42AM +, Niklas Cassel wrote:
> From: Niklas Cassel
>
> The Linux PLIC interrupt-controller driver actually initializes the hart
> context registers in the PLIC driver exactly in the same order as
> specified in the interrupts-extended device tree property. See
On Tue, Mar 01, 2022 at 10:35:39AM +, Niklas Cassel wrote:
> From: Damien Le Moal
>
> "kendryte" is the marketing name for the K210 RISC-V SoC produced by
> Canaan Inc. Rather than "kendryte,k210", use the usual "canaan,k210"
> vendor,SoC compatibility string format in the device tree files
On 3/15/22 09:49, Marek Vasut wrote:
> On 3/15/22 08:54, Patrice CHOTARD wrote:
>> Hi Patrick
>>
>> On 2/23/22 10:05, Patrice CHOTARD wrote:
>>> Hi Patrick
>>>
>>> On 1/31/22 16:07, Patrick Delaunay wrote:
Device tree alignment with Linux kernel v5.17-rc1
- ARM: dts: stm32: add
Hi Marek
On 3/15/22 09:51, Marek Vasut wrote:
> On 3/15/22 09:19, Patrice CHOTARD wrote:
>> Hi Marek
>>
>> On 3/15/22 08:48, Patrice CHOTARD wrote:
>>> Hi Marek
>>>
>>> On 3/14/22 13:35, Marek Vasut wrote:
This patch configures U-Boot SPL for DHCOM SoM to permit DFU upload of
SPL and
On 3/15/22 09:18, Patrice CHOTARD wrote:
Hi Marek
On 2/25/22 02:15, Marek Vasut wrote:
Enable DRAM ASR, auto self-refresh, unconditionally. This saves non-trivial
amount of power both at runtime and in suspend (on 2x W632GU6NB-15 ~150mW).
Reviewed-by: Patrice Chotard
Signed-off-by: Marek
On 3/15/22 09:19, Patrice CHOTARD wrote:
Hi Marek
On 3/15/22 08:48, Patrice CHOTARD wrote:
Hi Marek
On 3/14/22 13:35, Marek Vasut wrote:
This patch configures U-Boot SPL for DHCOM SoM to permit DFU upload of
SPL and subsequent u-boot.itb for recovery or commissioning purposes.
The DFU usage
On 3/15/22 09:16, Patrice CHOTARD wrote:
Hi Marek
On 2/3/22 02:49, Marek Vasut wrote:
The vdd_io regulator is present only on DHCOR SoM configured for 1V8 IO,
as populated on Avenger96, but not present on 3V3 DHCOR SoM. Move these
extras to Avenger96 u-boot DT extras.
Fixes: 3919aa1722a
On 3/15/22 09:14, Patrice CHOTARD wrote:
Hi Marek
On 1/31/22 09:22, Patrice CHOTARD wrote:
Hi Marek
On 1/28/22 19:35, Marek Vasut wrote:
Fix the following warning in SPL and make sure that even DTs which
enforce Vbus detection using u-boot,force-vbus-detection;, the DFU
in SPL will work.
On 3/15/22 08:54, Patrice CHOTARD wrote:
Hi Patrick
On 2/23/22 10:05, Patrice CHOTARD wrote:
Hi Patrick
On 1/31/22 16:07, Patrick Delaunay wrote:
Device tree alignment with Linux kernel v5.17-rc1
- ARM: dts: stm32: add pull-up to USART3 and UART7 RX pins
on STM32MP15 DKx boards
- ARM:
Hi
> Hi,
>
> On 3/10/22 08:59, JaimeLiao wrote:
> > +static int spi_nor_generall_octal_dtr_enable(struct spi_nor *nor)
>
> Is there a disable method too? If not, can we deduce it?
Because of difference with flash vendors, I think it is hard to deduce the
method
Hi Simon,
2022年3月15日(火) 14:04 Simon Glass :
>
> Hi Masami,
>
> On Mon, 14 Mar 2022 at 18:40, Masami Hiramatsu
> wrote:
> >
> > Hi Simon,
> >
> > 2022年3月15日(火) 3:24 Simon Glass :
> > >
> > > > > OK, well 'reset by a user' presumably starts the board up and then
> > > > > runs some code to do the
Hi Marek
On 3/15/22 08:48, Patrice CHOTARD wrote:
> Hi Marek
>
> On 3/14/22 13:35, Marek Vasut wrote:
>> This patch configures U-Boot SPL for DHCOM SoM to permit DFU upload of
>> SPL and subsequent u-boot.itb for recovery or commissioning purposes.
>>
>> The DFU usage procedure is identical to
Hi Marek
On 2/25/22 02:15, Marek Vasut wrote:
> Implement PSCI system suspend and placement of DRAM into SSR while the
> CPUs are in suspend. This saves non-trivial amount of power in suspend,
> on 2x W632GU6NB-15 ~710mW.
>
> Reviewed-by: Patrice Chotard
> Signed-off-by: Marek Vasut
> Cc:
Hi Marek
On 2/25/22 02:15, Marek Vasut wrote:
> Enable DRAM ASR, auto self-refresh, unconditionally. This saves non-trivial
> amount of power both at runtime and in suspend (on 2x W632GU6NB-15 ~150mW).
>
> Reviewed-by: Patrice Chotard
> Signed-off-by: Marek Vasut
> Cc: Patrick Delaunay
> Cc:
Hi Marek
On 2/3/22 02:49, Marek Vasut wrote:
> The vdd_io regulator is present only on DHCOR SoM configured for 1V8 IO,
> as populated on Avenger96, but not present on 3V3 DHCOR SoM. Move these
> extras to Avenger96 u-boot DT extras.
>
> Fixes: 3919aa1722a ("ARM: dts: stm32: Add DFU support for
Hi Marek
On 1/31/22 09:22, Patrice CHOTARD wrote:
> Hi Marek
>
> On 1/28/22 19:35, Marek Vasut wrote:
>> Fix the following warning in SPL and make sure that even DTs which
>> enforce Vbus detection using u-boot,force-vbus-detection;, the DFU
>> in SPL will work.
>>
>> dwc2-udc-otg
Hi Christophe
On 2/22/22 17:38, Christophe Kerello wrote:
> This patch adds the support of the WP# signal. WP will be disabled
> before the first access to the NAND flash.
>
> Signed-off-by: Christophe Kerello
> ---
>
> drivers/mtd/nand/raw/stm32_fmc2_nand.c | 9 +
> 1 file changed, 9
Hi PAtrick
On 2/15/22 16:08, Patrick Delaunay wrote:
> Add the missing @dev reference in some function description.
>
> Fixes: b66bfdf238b9 ("arm: stm32mp: bsec: migrate trace to log macro")
> Signed-off-by: Patrick Delaunay
> ---
>
> arch/arm/mach-stm32mp/bsec.c | 4
> 1 file changed, 4
HI Patrick
On 2/15/22 16:08, Patrick Delaunay wrote:
> Add support of the permanent lock support in U-Boot proper
> when BSEC is not managed by secure monitor (TF-A SP_MIN or OP-TEE).
>
> This patch avoid issue with stm32key command and fuse command
> on basic boot for this missing feature of
Hi Patrick
On 2/23/22 08:43, Patrice CHOTARD wrote:
> Hi Patrick
>
> On 2/1/22 14:37, Patrick Delaunay wrote:
>> Update management of misc_read/misc_write, which now returns length of
>> data after the commit 8729b1ae2cbd ("misc: Update read() and write()
>> methods to return bytes xfered"):
Hi Patrick
On 2/23/22 08:41, Patrice CHOTARD wrote:
> Hi Patrick
>
> On 2/1/22 14:02, Patrick Delaunay wrote:
>> From: Gabriel Fernandez
>>
>> The clk_set_rate() function returns rate as an 'ulong' not
>> an 'int' and rate > 0 by default.
>>
>> This patch avoids to display the associated
Hi Patrick
On 2/23/22 10:05, Patrice CHOTARD wrote:
> Hi Patrick
>
> On 1/31/22 16:07, Patrick Delaunay wrote:
>> Device tree alignment with Linux kernel v5.17-rc1
>> - ARM: dts: stm32: add pull-up to USART3 and UART7 RX pins
>> on STM32MP15 DKx boards
>> - ARM: dts: stm32: clean
Hi Marek
On 3/14/22 13:35, Marek Vasut wrote:
> This patch configures U-Boot SPL for DHCOM SoM to permit DFU upload of
> SPL and subsequent u-boot.itb for recovery or commissioning purposes.
>
> The DFU usage procedure is identical to STM32MP1 DHCOR SoM, see commit
> 3919aa1722a ("ARM: dts:
hi Simon,
On Mon, 14 Mar 2022 at 23:55, Simon Glass wrote:
>
> Hi Sughosh,
>
> On Mon, 14 Mar 2022 at 05:39, Sughosh Ganu wrote:
> >
> > hi Simon,
> >
> > On Mon, 14 Mar 2022 at 03:53, Simon Glass wrote:
> > >
> > > Hi Sughosh,
> > >
> > > On Sun, 13 Mar 2022 at 08:48, Sughosh Ganu
> > >
hi Simon,
On Mon, 14 Mar 2022 at 23:54, Simon Glass wrote:
>
> Hi Sughosh,
>
> On Mon, 14 Mar 2022 at 05:43, Sughosh Ganu wrote:
> >
> > hi Simon,
> >
> > On Mon, 14 Mar 2022 at 03:53, Simon Glass wrote:
> > >
> > > Hi Sughosh,
> > >
> > > On Sun, 13 Mar 2022 at 08:48, Sughosh Ganu
> > >
From: Leszek Polak
As per Errata Section 5.1, if EEE is intended to be used, some register
writes must be done once after every hardware reset. This patch now adds
another register configuration (reg 0x7 in the 0xfb page) which is
currently missing in m88e151x_config(). Exactly as listed in the
Hi Simon,
On Mon, 14 Mar 2022 at 20:24, Simon Glass wrote:
>
[...]
> > > > + }
> > >
> > > This really should be in the device tree so what you are doing here is
> > > quite strange.
> >
> > Like I had mentioned in my earlier emails, the TPM device has a
> > builtin RNG functionality,
99 matches
Mail list logo
