This is an automated email from the ASF dual-hosted git repository. xiaoxiang781216 pushed a commit to branch master in repository https://gitbox.apache.org/repos/asf/nuttx.git
commit 52cf372b217b57f3a0d63b4bd5b546eaed5b8124 Author: raiden00pl <[email protected]> AuthorDate: Tue Aug 25 14:59:06 2026 +0200 arch/arm/stm32: Drop dead Cortex-M33 SysTick clock-source selection Remove the disabled CONFIG_STM32_SYSTICK_HCLKd8 reload path and the non-functional clock-source write. SysTick always runs from HCLK on these devices, so compute the reload value from STM32_HCLK_FREQUENCY only. Signed-off-by: raiden00pl <[email protected]> Assisted-by: Claude Code --- arch/arm/src/common/stm32/stm32_timerisr_m33_v1.c | 29 ++--------------------- 1 file changed, 2 insertions(+), 27 deletions(-) diff --git a/arch/arm/src/common/stm32/stm32_timerisr_m33_v1.c b/arch/arm/src/common/stm32/stm32_timerisr_m33_v1.c index 0c5bb9fbafb..5c8a83586a0 100644 --- a/arch/arm/src/common/stm32/stm32_timerisr_m33_v1.c +++ b/arch/arm/src/common/stm32/stm32_timerisr_m33_v1.c @@ -48,23 +48,10 @@ * system clock ticks per second. That value is a user configurable setting * that defaults to 100 (100 ticks per second = 10 MS interval). * - * The RCC feeds the Cortex System Timer (SysTick) with the AHB clock (HCLK) - * divided by 8. The SysTick can work either with this clock or with the - * Cortex clock (HCLK), configurable in the SysTick Control and Status - * register. + * The Cortex System Timer (SysTick) uses the Cortex clock (HCLK). */ -/* Power up default is HCLK, not HCLK/8. - * And I don't know now to re-configure it yet - */ - -#undef CONFIG_STM32_SYSTICK_HCLKd8 - -#ifdef CONFIG_STM32_SYSTICK_HCLKd8 -# define SYSTICK_RELOAD ((STM32_HCLK_FREQUENCY / 8 / CLK_TCK) - 1) -#else -# define SYSTICK_RELOAD ((STM32_HCLK_FREQUENCY / CLK_TCK) - 1) -#endif +#define SYSTICK_RELOAD ((STM32_HCLK_FREQUENCY / CLK_TCK) - 1) /* The size of the reload field is 24 bits. Verify that the reload value * will fit in the reload register. @@ -119,18 +106,6 @@ void up_timer_initialize(void) regval |= (NVIC_SYSH_PRIORITY_DEFAULT << NVIC_SYSH_PRIORITY_PR15_SHIFT); putreg32(regval, NVIC_SYSH12_15_PRIORITY); - /* Make sure that the SYSTICK clock source is set correctly */ - -#if 0 /* Does not work. Comes up with HCLK source and I can't change it */ - regval = getreg32(NVIC_SYSTICK_CTRL); -#ifdef CONFIG_STM32_SYSTICK_HCLKd8 - regval &= ~NVIC_SYSTICK_CTRL_CLKSOURCE; -#else - regval |= NVIC_SYSTICK_CTRL_CLKSOURCE; -#endif - putreg32(regval, NVIC_SYSTICK_CTRL); -#endif - /* Configure SysTick to interrupt at the requested rate */ putreg32(SYSTICK_RELOAD, NVIC_SYSTICK_RELOAD);
