Messages by Thread
-
Re: [PATCH v2 08/22] qga: conditionalize schema for commands unsupported on Windows
Konstantin Kostiuk
-
Re: [PATCH v2 06/22] qga: move linux memory block command impls to commands-linux.c
Konstantin Kostiuk
-
Re: [PATCH v2 05/22] qga: move linux disk/cpu stats command impls to commands-linux.c
Konstantin Kostiuk
-
Re: [PATCH v2 02/22] qga: move linux vcpu command impls to commands-linux.c
Konstantin Kostiuk
-
Re: [PATCH v2 03/22] qga: move linux suspend command impls to commands-linux.c
Konstantin Kostiuk
-
Re: [PATCH 04/14] qapi: add a 'command-features' pragma
Markus Armbruster
-
[PATCH v3] plugins/stoptrigger: TCG plugin to stop execution under conditions
Simon Hamelin
-
Re: [PATCH 03/14] qapi: cope with special feature names containing a '-'
Markus Armbruster
-
[PATCH] hw/vmcoreinfo: make guest format endian safe
Ani Sinha
-
Re: [PATCH v4] target/riscv: raise an exception when CSRRS/CSRRC writes a read-only CSR
Alistair Francis
-
[PATCH] Add vhost-user-spi and vhost-user-spi-pci devices
Haixu Cui
-
[PATCH qemu v2 0/1] target/riscv: Add Zilsd and Zcmlsd extension support
~liuxu
-
[PATCH v9] virtio-net: Fix network stall at the host side waiting for kick
Wencheng Yang
-
[PATCH v9 00/10] Support persistent reservation operations
Changqi Lu
-
Re: [RFC PATCH 16/16] hw/riscv: virt: Add WorldGuard support
Alistair Francis
-
[PULL v2 0/8] loongarch-to-apply queue
Song Gao
-
Re: [RFC PATCH 06/16] target/riscv: Add hard-coded CPU state of WG extension
Alistair Francis
-
Re: [RFC PATCH 05/16] target/riscv: Add CPU options of WorldGuard CPU extension
Alistair Francis
-
Re: [RFC PATCH 04/16] hw/misc: riscv_worldguard: Add RISC-V WorldGuard global config
Alistair Francis
-
Re: [RFC PATCH 03/16] exec: Add RISC-V WorldGuard WID to MemTxAttrs
Alistair Francis
-
Re: [PATCH v6 7/7] tests/tcg/x86_64: add test for plugin memory access
Pierrick Bouvier
-
Re: [PATCH v6 5/7] tests/tcg: allow to check output of plugins
Pierrick Bouvier
-
Re: [PATCH v6 4/7] tests/tcg: add mechanism to run specific tests with plugins
Pierrick Bouvier
-
[PATCH v8 00/13] Add RISC-V ISA extension smcntrpmf support
Atish Patra
-
[PATCH v5 10/13] migration/multifd: Enable DSA offloading in multifd sender path.
Yichen Wang
-
[PATCH v5 00/13] WIP: Use Intel DSA accelerator to offload zero page checking in multifd live migration.
Yichen Wang
-
Re: [PATCH 1/5] pnv/xive2: XIVE2 Cache Watch, Cache Flush and Sync Injection support
Mike Kowal
-
[PATCH v1] target/s390x: filter deprecated features based on model expansion type
Collin Walling
-
[PULL 0/7] hw/nvme patches
Klaus Jensen
-
[PATCH 00/18] ppc/pnv: Better big-core model, lpar-per-core, PC unit
Nicholas Piggin
-
Re: [PATCH v2 3/9] tests/acpi: Allow DSDT acpi table changes for aarch64
Igor Mammedov
-
Re: [PATCH v2 4/9] acpi/gpex: Create PCI link devices outside PCI root bridge
Igor Mammedov
-
[PATCH] block/copy-before-write: wait for conflicts when read locking to avoid assertion failure
Fiona Ebner
-
Re: [PATCH v2] osdep: add a qemu_close_all_open_fd() helper
Clément Léger
-
[PATCH 0/2] Fix data corruption within preallocation
Andrey Drobyshev
-
Re: [PATCH v2 2/9] hw/riscv/virt-acpi-build.c: Update the HID of RISC-V UART
Igor Mammedov
-
[PULL 00/24] target-arm queue
Peter Maydell
-
[PULL 02/24] target/arm: Make vfp_get_fpscr() call vfp_get_{fpcr, fpsr}
Peter Maydell
-
[PULL 13/24] target/arm: Set arm_v7m_tcg_ops cpu_exec_halt to arm_cpu_exec_halt()
Peter Maydell
-
[PULL 12/24] target/arm: Use cpu_env in cpu_untagged_addr
Peter Maydell
-
[PULL 05/24] target/arm: Implement store_cpu_field_low32() macro
Peter Maydell
-
[PULL 16/24] hw/misc: In STM32L4x5 EXTI, consolidate 2 constants
Peter Maydell
-
[PULL 15/24] accel/tcg: Make TCGCPUOps::cpu_exec_halt mandatory
Peter Maydell
-
[PULL 22/24] target/arm: Convert SADDW, SSUBW, UADDW, USUBW to decodetree
Peter Maydell
-
[PULL 24/24] target/arm: Convert PMULL to decodetree
Peter Maydell
-
[PULL 23/24] target/arm: Convert ADDHN, SUBHN, RADDHN, RSUBHN to decodetree
Peter Maydell
-
[PULL 19/24] target/arm: Convert SMULL, UMULL, SMLAL, UMLAL, SMLSL, UMLSL to decodetree
Peter Maydell
-
[PULL 11/24] hw/misc/bcm2835_thermal: Fix access size handling in bcm2835_thermal_ops
Peter Maydell
-
[PULL 14/24] target: Set TCGCPUOps::cpu_exec_halt to target's has_work implementation
Peter Maydell
-
[PULL 03/24] target/arm: Make vfp_set_fpscr() call vfp_set_{fpcr, fpsr}
Peter Maydell
-
[PULL 04/24] target/arm: Support migration when FPSR/FPCR won't fit in the FPSCR
Peter Maydell
-
[PULL 20/24] target/arm: Convert SADDL, SSUBL, SABDL, SABAL, and unsigned to decodetree
Peter Maydell
-
[PULL 06/24] target/arm: Store FPSR and FPCR in separate CPU state fields
Peter Maydell
-
[PULL 01/24] target/arm: Correct comments about M-profile FPSCR
Peter Maydell
-
[PULL 17/24] hw/misc: In STM32L4x5 EXTI, handle direct interrupts
Peter Maydell
-
[PULL 10/24] hw/char/pl011: Avoid division-by-zero in pl011_get_baudrate()
Peter Maydell
-
[PULL 08/24] target/arm: Rename FPSR_MASK and FPCR_MASK and define them symbolically
Peter Maydell
-
[PULL 21/24] target/arm: Convert SQDMULL, SQDMLAL, SQDMLSL to decodetree
Peter Maydell
-
[PULL 18/24] hw/arm: In STM32L4x5 SOC, connect USART devices to EXTI
Peter Maydell
-
[PULL 09/24] target/arm: Allow FPCR bits that aren't in FPSCR
Peter Maydell
-
[PULL 07/24] target/arm: Rename FPCR_ QC, NZCV macros to FPSR_
Peter Maydell