This patch series resolves a kernel-doc warning and a clk freeing bug
that was causing a crash.
This patch series is on top of:
https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/drivers/usb/dwc3?id=84770f028fabab4cb66188d583ed12652f30576b
Manish Narani (2):
usb: dwc3
The kernel-doc run gave a warning for Xilinx DWC3 driver:
drivers/usb/dwc3/dwc3-xilinx.c:27: warning: expecting prototype for
dwc3(). Prototype was for XLNX_USB_PHY_RST_EN() instead
Basically it was due to an extra '*' in line:2. This patch fixes the same.
Signed-off-by: Manish Narani
The clocks are configured by devm_clk_bulk_get_all() in this driver. In
case of any error the clocks freeing will be handled automatically.
There is no need to explicitly free the clocks. Fix the same.
Fixes: 84770f028fab ("usb: dwc3: Add driver for Xilinx platforms")
Signed-off-by: Man
; linux-arm-
> ker...@lists.infradead.org; linux-kernel@vger.kernel.org; shawn.lin@rock-
> chips.com; Manish Narani
> Subject: Re: [RFC PATCH] sdhci: arasan: Add runtime PM support
>
> On 2018/3/29 13:48, naraniman...@gmail.com wrote:
> > From: Manish Narani
> >
> > Thi
This patch adds details of SD tap value properties in device tree.
Signed-off-by: Manish Narani
---
.../devicetree/bindings/mmc/arasan,sdhci.txt | 26 ++
1 file changed, 26 insertions(+)
diff --git a/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt
b
This patch adds support for setting SD tap delays from Device Tree.
Earlier, these tap values were made static via macros in the driver.
So changing the tap values in the device tree makes the driver free
from handling different tap values inside it.
Signed-off-by: Manish Narani
---
arch/arm64
This patch adds support for reading Tap Delay values from Device Tree
and write them via eemi calls. The macros containing these tap delay
values are removed from the driver.
Signed-off-by: Manish Narani
---
drivers/mmc/host/sdhci-of-arasan.c | 131 +
1 file
Hi Michael,
> -Original Message-
> From: Michael Grzeschik
> Sent: Tuesday, February 9, 2021 5:26 AM
> To: Manish Narani
> Cc: devicet...@vger.kernel.org; p.za...@pengutronix.de; ba...@kernel.org;
> gre...@linuxfoundation.org; linux-...@vger.kernel.org; linux-
> k
HI Michael,
> -Original Message-
> From: Michael Grzeschik
> Sent: Monday, February 22, 2021 9:01 PM
> To: Manish Narani
> Cc: gre...@linuxfoundation.org; robh...@kernel.org; Michal Simek
> ; ba...@kernel.org; p.za...@pengutronix.de;
> devicet...@v
The current driver is not handling the clock enable/disable operations
properly. The clocks need to be handled correctly by enabling or
disabling at appropriate places. This patch adds code to handle the
same.
Signed-off-by: Manish Narani
Reviewed-by: Laurent Pinchart
---
drivers/phy/xilinx
Hi Laurent,
Thank you so much for the review.
> -Original Message-
> From: Laurent Pinchart
> Sent: Wednesday, March 24, 2021 8:38 AM
> To: Manish Narani
> Cc: kis...@ti.com; vk...@kernel.org; Michal Simek ;
> linux-kernel@vger.kernel.org; linux-arm-ker...@lists.
The current driver is not handling the clock enable/disable operations
properly. The clocks need to be handled correctly by enabling or
disabling at appropriate places. This patch adds code to handle the
same.
Signed-off-by: Manish Narani
---
drivers/phy/xilinx/phy-zynqmp.c | 57
should be changed to PIPE clock in order to make the USB
controller work. There is a register added in Xilinx USB controller
register space for the same.
Signed-off-by: Manish Narani
---
drivers/usb/dwc3/Kconfig | 9 +
drivers/usb/dwc3/Makefile | 1 +
drivers/usb/dwc3/dwc3-of
for devm_phy_get
- Documented resets in dt-bindings
Manish Narani (2):
dt-bindings: usb: dwc3-xilinx: Add documentation for Versal DWC3
Controller
usb: dwc3: Add driver for Xilinx platforms
.../devicetree/bindings/usb/dwc3-xilinx.txt| 28 +-
drivers/usb/dwc3/Kconfig
Add documentation for Versal DWC3 controller. Add required property
'reg' for the same. Also add optional properties for snps,dwc3.
Signed-off-by: Manish Narani
Reviewed-by: Rob Herring
---
.../devicetree/bindings/usb/dwc3-xilinx.txt| 28 --
1 file c
Gentle Ping!
> -Original Message-
> From: Manish Narani
> Sent: Tuesday, March 9, 2021 4:48 PM
> To: laurent.pinch...@ideasonboard.com; kis...@ti.com; vk...@kernel.org;
> Michal Simek
> Cc: linux-kernel@vger.kernel.org; linux-arm-ker...@lists.infradead.org; git
Driver should be able to handle optional pinctrl setting.
Signed-off-by: Michal Simek
Signed-off-by: Manish Narani
---
drivers/mmc/host/sdhci-of-arasan.c | 24
1 file changed, 24 insertions(+)
diff --git a/drivers/mmc/host/sdhci-of-arasan.c
b/drivers/mmc/host/sdhci
Hi Uffe/Michal,
> -Original Message-
> From: Michal Simek
> Sent: Wednesday, November 18, 2020 11:54 PM
> To: Ulf Hansson ; Manish Narani
>
> Cc: Michal Simek ; Adrian Hunter
> ; Linux ARM ker...@lists.infradead.org>; linux-...@vger.kernel.org; Linux Ker
The current driver is not handling the clock enable/disable operations
properly. The clocks need to be handled correctly by enabling or
disabling at appropriate places. This patch adds code to handle the
same.
Signed-off-by: Manish Narani
---
drivers/phy/xilinx/phy-zynqmp.c | 40
Hi Michael,
> -Original Message-
> From: Michael Grzeschik
> Sent: Friday, January 22, 2021 1:39 PM
> To: Manish Narani
> Cc: devicet...@vger.kernel.org; ker...@pengutronix.de; ba...@kernel.org;
> gre...@linuxfoundation.org; linux-...@vger.kernel.org; Michal Sime
Hi Laurent,
Thank you for the review.
> -Original Message-
> From: Laurent Pinchart
> Sent: Tuesday, March 9, 2021 1:37 AM
> To: Manish Narani
> Cc: Anurag Kumar Vulisha ; kis...@ti.com;
> vk...@kernel.org; Michal Simek ; linux-
> ker...@vger.kern
The current driver is not handling the clock enable/disable operations
properly. The clocks need to be handled correctly by enabling or
disabling at appropriate places. This patch adds code to handle the
same.
Signed-off-by: Manish Narani
---
drivers/phy/xilinx/phy-zynqmp.c | 57
- Improved description of some register operations to avoid
confusion
- Updated commit log for patch 2/2 for better clarity.
Changes in v3:
- Removed snps,enable-hibernation property from the devicetree
binding.
Manish Narani (2):
dt-bindings: usb: dwc3
Add documentation for Versal DWC3 controller. Add required property
'reg' for the same. Also add optional properties for snps,dwc3.
Signed-off-by: Manish Narani
Reviewed-by: Rob Herring
---
.../devicetree/bindings/usb/dwc3-xilinx.txt | 17 +++--
1 file changed, 15
should be changed to PIPE clock in order to make the USB
controller work. There is a register added in Xilinx USB controller
register space for the same.
Signed-off-by: Manish Narani
---
drivers/usb/dwc3/Kconfig | 9 +
drivers/usb/dwc3/Makefile | 1 +
drivers/usb/dwc3/dwc3-of
Hi Heiko/Uffe,
> -Original Message-
> From: Heiko Stuebner
> Sent: Thursday, August 22, 2019 11:53 PM
> To: Ulf Hansson ; linux-...@vger.kernel.org
> Cc: Manish Narani ; Rob Herring ;
> mark.rutl...@arm.com; Michal Simek ;
> adrian.hun...@intel.com; christo
Hi Uffe,
> -Original Message-
> From: Ulf Hansson
> Sent: Thursday, July 25, 2019 6:31 PM
> To: Manish Narani
> Cc: Rob Herring ; mark.rutl...@arm.com;
> he...@sntech.de; Michal Simek ;
> adrian.hun...@intel.com; christoph.muell...@theobroma-systems.com;
> p
readable
Changes in v3:
- Reverted "Replaced the deprecated calls to clock framework APIs"
- Removed devm_clk_get() call which was added in v2
Manish Narani (8):
mmc: sdhci-of-arasan: Separate out clk related data to another
structure
dt-bindings: mmc: aras
To improve the code readability, use two different structs, one for
clock provider data and one for mmc platform data.
Signed-off-by: Manish Narani
---
drivers/mmc/host/sdhci-of-arasan.c | 31 --
1 file changed, 21 insertions(+), 10 deletions(-)
diff --git a/drivers
Apart from taps set by auto tuning, ZynqMP platform has feature to set
the tap values manually. Add support to set tap delay values in HW via
ZynqMP SoC framework.
Signed-off-by: Manish Narani
---
drivers/mmc/host/sdhci-of-arasan.c | 206 -
1 file changed, 204
same.
Signed-off-by: Manish Narani
---
drivers/mmc/host/sdhci-of-arasan.c | 91 ++
1 file changed, 91 insertions(+)
diff --git a/drivers/mmc/host/sdhci-of-arasan.c
b/drivers/mmc/host/sdhci-of-arasan.c
index f77f884f44a4..9b2b7b6399b3 100644
--- a/drivers/mmc/host
Add optional propeties for Arasan SDHCI which are used to set clk delays
for different speed modes in the controller.
Signed-off-by: Manish Narani
---
.../devicetree/bindings/mmc/arasan,sdhci.txt | 15 +++
1 file changed, 15 insertions(+)
diff --git a/Documentation/devicetree
Add documentation for an optional input clock which is essentially used
in sampling the input data coming from the card.
Signed-off-by: Manish Narani
---
Documentation/devicetree/bindings/mmc/arasan,sdhci.txt | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a
There are some operations like setting the clock delays may need to have
two clocks, one for output path and one for input path. Adding input
path clock for some phys to use.
Signed-off-by: Manish Narani
---
drivers/mmc/host/sdhci-of-arasan.c | 151 +
1 file changed
Add tap delay nodes for setting SDIO Tap Delays on ZynqMP platform.
Signed-off-by: Manish Narani
---
include/linux/firmware/xlnx-zynqmp.h | 13 -
1 file changed, 12 insertions(+), 1 deletion(-)
diff --git a/include/linux/firmware/xlnx-zynqmp.h
b/include/linux/firmware/xlnx
dd documentation for 'xlnx,zynqmp-8.9a' SDHCI controller and optional
properties followed by example.
Signed-off-by: Manish Narani
Reviewed-by: Rob Herring
---
.../devicetree/bindings/mmc/arasan,sdhci.txt | 19 +++
1 file changed, 19 insertions(+)
diff --git a/Doc
Add the new compatible string for ZynqMP SD Host Controller for its use
in the Arasan SDHCI driver for some of the ZynqMP specific operations.
Add required properties for the same.
Signed-off-by: Manish Narani
---
This patch depends on the below series of patches:
https://lkml.org/lkml/2019/10
Hi Rob,
Thank you so much for the review.
Please find my comments inline below.
Thanks,
Manish
> -Original Message-
> From: Rob Herring
> Sent: Thursday, October 17, 2019 11:53 PM
> To: Manish Narani
> Cc: ulf.hans...@linaro.org; mark.rutl...@arm.com; adrian.hun...@inte
confusion
- Removed unused NULL arguments as suggested in v3 patch review
- Addressed comments on Device Tree property naming
Manish Narani (3):
dt-bindings: iio: adc: Add Xilinx AMS binding documentation
iio: adc: Add Xilinx AMS driver
arm64: zynqmp: DT: Add Xilinx AMS node
The Xilinx AMS includes an ADC as well as on-chip sensors that can be
used to sample external and monitor on-die operating conditions, such as
temperature and supply voltage levels.
Signed-off-by: Manish Narani
---
arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 26 ++
1 file
channels for measuring
external voltages.
The voltage and temperature monitoring channels also have event
capability which allows to generate an interrupt when their value falls
below or raises above a set threshold.
Signed-off-by: Manish Narani
---
drivers/iio/adc/Kconfig | 10 +
drivers
Xilinx AMS have several ADC channels that can be used for measurement of
different voltages and temperatures. Document the same in the bindings.
Signed-off-by: Manish Narani
---
.../devicetree/bindings/iio/adc/xilinx-ams.txt | 183 +
1 file changed, 183 insertions
Ping!
> -Original Message-
> From: Manish Narani
> Sent: Monday, July 1, 2019 11:00 AM
> To: ulf.hans...@linaro.org; robh...@kernel.org; mark.rutl...@arm.com;
> he...@sntech.de; Michal Simek ;
> adrian.hun...@intel.com; christoph.muell...@theobroma-systems.c
Hi Rob,
Thanks a lot for the review!
> -Original Message-
> From: Rob Herring
> Sent: Tuesday, July 23, 2019 3:24 AM
> To: Manish Narani
> Cc: ulf.hans...@linaro.org; mark.rutl...@arm.com; he...@sntech.de; Michal
> Simek ; adrian.hun...@intel.com;
> christo
Hi Uffe,
Thanks for the review. Please find my comments below.
> -Original Message-
> From: Ulf Hansson
> Sent: Monday, June 17, 2019 8:29 PM
> To: Michal Simek
> Cc: Manish Narani ; Rob Herring
> ; Mark Rutland ; Adrian
> Hunter ; Rajan Vaja ; Jolly
> Shah ; N
Hi Uffe,
> -Original Message-
> From: Ulf Hansson
> Sent: Monday, June 17, 2019 5:51 PM
[...]
>
> The "const struct zynqmp_eemi_ops *eemi_ops; should then be moved into
> a clock provider specific struct, which is assigned when calling
> sdhci_arasan_register_sdclk. I understand that al
-defined Tap Delay Values.
Signed-off-by: Manish Narani
---
drivers/mmc/host/sdhci-of-arasan.c | 173 -
1 file changed, 172 insertions(+), 1 deletion(-)
diff --git a/drivers/mmc/host/sdhci-of-arasan.c
b/drivers/mmc/host/sdhci-of-arasan.c
index b12abf9..7af6cec
Add documentation for 'xlnx,zynqmp-8.9a' SDHCI controller and optional
properties followed by example.
Signed-off-by: Manish Narani
---
.../devicetree/bindings/mmc/arasan,sdhci.txt | 32 ++
1 file changed, 32 insertions(+)
diff --git a/Documentation/
Add API for setting SDIO Tap Delays on ZynqMP platforms.
Signed-off-by: Manish Narani
---
drivers/firmware/xilinx/zynqmp.c | 32
include/linux/firmware/xlnx-zynqmp.h | 17 -
2 files changed, 48 insertions(+), 1 deletion(-)
diff --git a
This patch series adds support to configure SD tap delays on ZynqMP platforms
using Xilinx firmware driver and clock framework APIs.
Manish Narani (3):
firmware: xilinx: Add SDIO Tap Delay API
dt-bindings: mmc: arasan: Document 'xlnx,zynqmp-8.9a' controller
mmc: sdhci-of-arasan: A
Add the new compatible string for ZynqMP SD Host Controller for its use
in the Arasan SDHCI driver for some of the ZynqMP specific operations.
Add required properties for the same.
Signed-off-by: Manish Narani
---
This patch depends on the below series of patches:
https://lkml.org/lkml/2019/6/11
Hi Jolly,
> -Original Message-
> From: Jolly Shah
> Sent: Monday, July 1, 2019 11:36 PM
> To: Manish Narani ; ulf.hans...@linaro.org;
> robh...@kernel.org; mark.rutl...@arm.com; he...@sntech.de; Michal Simek
> ; adrian.hun...@intel.com;
> christoph.muell...@
To improve the code readability, use two different structs, one for
clock provider data and one for mmc platform data.
Signed-off-by: Manish Narani
---
drivers/mmc/host/sdhci-of-arasan.c | 35 +++
1 file changed, 23 insertions(+), 12 deletions(-)
diff --git a
As devm_clk_register() is deprecated in the clock framework, it is
mandatory to use devm_clk_get() for getting the clock. This patch adds
sdcard clock which will be used for the same.
Signed-off-by: Manish Narani
---
arch/arm64/boot/dts/rockchip/rk3399.dtsi | 4 ++--
1 file changed, 2
Add APIs for setting SDIO Tap Delays on ZynqMP platform.
Signed-off-by: Manish Narani
---
drivers/firmware/xilinx/zynqmp.c | 48
include/linux/firmware/xlnx-zynqmp.h | 15 ++-
2 files changed, 62 insertions(+), 1 deletion(-)
diff --git a/drivers
The clk framework APIs devm_clk_register and of_clk_add_provider, which
are used here, are deprecated. Replace the calls with the new API calls.
Also add an API call devm_clk_get() to get the clock from DT.
Signed-off-by: Manish Narani
---
drivers/mmc/host/sdhci-of-arasan.c | 21
Add documentation for 'xlnx,zynqmp-8.9a' SDHCI controller and optional
properties followed by example.
Signed-off-by: Manish Narani
---
.../devicetree/bindings/mmc/arasan,sdhci.txt | 19 +++
1 file changed, 19 insertions(+)
diff --git a/Documentation/
readable
This patch series contains a DT patch, which I think should be there to
maintain the order of commits.
Manish Narani (11):
dt-bindings: mmc: arasan: Update documentation for SD Card Clock
arm64: dts: rockchip: Add optional clock property indicating sdcard
clock
mmc: sdhci-of-arasan
Apart from taps set by auto tuning, ZynqMP platform has feature to set
the tap values manually. Add support to set tap delay values in HW via
ZynqMP SoC framework.
Signed-off-by: Manish Narani
---
drivers/mmc/host/sdhci-of-arasan.c | 200 -
1 file changed
Add documentation for an optional input clock which is essentially used
in sampling the input data coming from the card.
Signed-off-by: Manish Narani
---
Documentation/devicetree/bindings/mmc/arasan,sdhci.txt | 14 +++---
1 file changed, 7 insertions(+), 7 deletions(-)
diff --git a
ck from controller to
the card.
Signed-off-by: Manish Narani
---
Documentation/devicetree/bindings/mmc/arasan,sdhci.txt | 15 ++-
1 file changed, 10 insertions(+), 5 deletions(-)
diff --git a/Documentation/devicetree/bindings/mmc/arasan,sdhci.txt
b/Documentation/devicetree/bindings/mmc/
same.
Signed-off-by: Manish Narani
---
drivers/mmc/host/sdhci-of-arasan.c | 91 ++
1 file changed, 91 insertions(+)
diff --git a/drivers/mmc/host/sdhci-of-arasan.c
b/drivers/mmc/host/sdhci-of-arasan.c
index 9513813..a545221 100644
--- a/drivers/mmc/host/sdhci
There are some operations like setting the clock delays may need to have
two clocks, one for output path and one for input path. Adding input
path clock for some phys to use.
Signed-off-by: Manish Narani
---
drivers/mmc/host/sdhci-of-arasan.c | 118 ++---
1 file
Add optional propeties for Arasan SDHCI which are used to set clk delays
for different speed modes in the controller.
Signed-off-by: Manish Narani
---
Documentation/devicetree/bindings/mmc/arasan,sdhci.txt | 15 +++
1 file changed, 15 insertions(+)
diff --git a/Documentation
Add the new compatible string for ZynqMP SD Host Controller for its use
in the Arasan SDHCI driver for some of the ZynqMP specific operations.
Add required properties for the same.
Signed-off-by: Manish Narani
---
This patch depends on the below series of patches:
https://lkml.org/lkml/2019/7/1
Gentle Ping!
> -Original Message-
> From: Manish Narani
> Sent: Monday, July 15, 2019 12:46 PM
> To: Manish Narani ; ulf.hans...@linaro.org;
> robh...@kernel.org; mark.rutl...@arm.com; he...@sntech.de; Michal Simek
> ; adrian.hun...@intel.com;
> christoph.muell...@
channels for measuring
external voltages.
The voltage and temperature monitoring channels also have event
capability which allows to generate an interrupt when their value falls
below or raises above a set threshold.
Signed-off-by: Manish Narani
---
drivers/iio/adc/Kconfig | 10 +
drivers
t_irq() and handled
respective error conditions
- Moved contents of xilinx-ams.h to inline with xilinx-ams.c
- Patch-1
- Addressed Documentation style comments
Manish Narani (4):
dt-bindings: iio: adc: Add Xilinx AMS binding documentation
iio: Documentation: A
The Xilinx AMS includes an ADC as well as on-chip sensors that can be
used to sample external and monitor on-die operating conditions, such as
temperature and supply voltage levels.
Signed-off-by: Manish Narani
---
arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 26 ++
1 file
Add documentation for xilinx-ams driver. This contains information about
various voltages and temperatures on PS (Processing System), PL
(Programmable Logic) and AMS Control Block.
Signed-off-by: Manish Narani
---
.../ABI/testing/sysfs-bus-iio-adc-xilinx-ams | 246 +
1
Xilinx AMS have several ADC channels that can be used for measurement of
different voltages and temperatures. Document the same in the bindings.
Signed-off-by: Manish Narani
---
.../devicetree/bindings/iio/adc/xilinx-ams.txt | 180 +
1 file changed, 180 insertions
Hi Boris,
Thanks for the review.
> -Original Message-
> From: Borislav Petkov [mailto:b...@alien8.de]
> Sent: Friday, September 21, 2018 2:37 PM
> To: Manish Narani
> Cc: robh...@kernel.org; mark.rutl...@arm.com; mche...@kernel.org;
> Michal Simek ; leoyang...@nx
Hi Boris,
Thanks for the review.
> -Original Message-
> From: Borislav Petkov [mailto:b...@alien8.de]
> Sent: Friday, September 21, 2018 2:46 PM
> To: Manish Narani
> Cc: robh...@kernel.org; mark.rutl...@arm.com; mche...@kernel.org;
> Michal Simek ; leoyang...@nx
Hi Boris,
Thanks for the review.
> From: Borislav Petkov [mailto:b...@alien8.de]
> Sent: Friday, September 21, 2018 6:26 PM
> On Mon, Sep 17, 2018 at 07:55:03PM +0530, Manish Narani wrote:
> > Add EDAC ECC support for ZynqMP DDRC IP. The IP supports interrupts
> > for corr
Hi Boris,
Thanks for the review.
> -Original Message-
> From: Borislav Petkov [mailto:b...@alien8.de]
> Sent: Monday, September 24, 2018 2:52 PM
> To: Manish Narani
> Cc: robh...@kernel.org; mark.rutl...@arm.com; mche...@kernel.org;
> Michal Simek ; leoyang...@nx
Ping!
> -Original Message-
> From: Manish Narani [mailto:manish.nar...@xilinx.com]
> Sent: Tuesday, September 18, 2018 8:34 PM
> To: adrian.hun...@intel.com; Michal Simek ;
> ulf.hans...@linaro.org
> Cc: linux-...@vger.kernel.org; linux-arm-ker...@lists.infradead
Hi Rob,
Thanks for the review. Please see my comments inline.
> From: Rob Herring [mailto:r...@kernel.org]
> Sent: Tuesday, September 4, 2018 6:48 AM
> To: Manish Narani
>
> On Thu, Aug 30, 2018 at 03:52:17PM +0530, Manish Narani wrote:
> > Xilinx AMS have several ADC chan
Hi Jonathan,
Thanks for the review!
> -Original Message-
> From: Jonathan Cameron [mailto:ji...@kernel.org]
> Sent: Sunday, September 2, 2018 11:45 PM
> To: Manish Narani
> Cc: knaac...@gmx.de; l...@metafoo.de; pme...@pmeerw.net;
> robh...@kernel.org; mark.rutl...@arm
Hi Jonathan,
Thanks a lot for the review. Please see my response inline.
> -Original Message-
> From: Jonathan Cameron [mailto:ji...@kernel.org]
> Sent: Monday, September 3, 2018 1:27 AM
> To: Manish Narani
> Cc: knaac...@gmx.de; l...@metafoo.de; pme...@pmeerw.net;
>
Hi Rob,
> -Original Message-
> From: Rob Herring [mailto:r...@kernel.org]
> Sent: Tuesday, September 4, 2018 7:46 PM
> To: Manish Narani
> Cc: mark.rutl...@arm.com; Michal Simek ;
> b...@alien8.de; mche...@kernel.org; leoyang...@nxp.com;
> amit.kuche...@linar
Hi Boris,
Thanks a lot for the review. Please see my comments inline.
> -Original Message-
> From: Borislav Petkov [mailto:b...@alien8.de]
> Sent: Tuesday, September 4, 2018 10:28 PM
> To: Manish Narani
> Cc: robh...@kernel.org; mark.rutl...@arm.com; Michal Simek
> ;
Hi Boris,
Thanks for the review.
> -Original Message-
> From: Borislav Petkov [mailto:b...@alien8.de]
> Sent: Wednesday, September 5, 2018 3:50 PM
> To: Manish Narani
> Cc: robh...@kernel.org; mark.rutl...@arm.com; Michal Simek
> ; mche...@kernel.org; leoyang...@nxp
Hi Boris,
Thanks a lot for the review.
> -Original Message-
> From: Borislav Petkov [mailto:b...@alien8.de]
> Sent: Tuesday, September 18, 2018 1:23 PM
> To: Manish Narani
> Cc: robh...@kernel.org; mark.rutl...@arm.com; mche...@kernel.org;
> Michal Simek ;
Hi Boris,
Thanks for your continuous guidance.
> -Original Message-
> From: Borislav Petkov [mailto:b...@alien8.de]
> Sent: Tuesday, September 18, 2018 1:25 PM
> To: Manish Narani
> Cc: robh...@kernel.org; mark.rutl...@arm.com; mche...@kernel.org;
> Michal Simek ;
Hi Boris,
> -Original Message-
> From: Borislav Petkov [mailto:b...@alien8.de]
> Sent: Wednesday, September 19, 2018 4:46 PM
> To: Manish Narani
> Cc: robh...@kernel.org; mark.rutl...@arm.com; mche...@kernel.org;
> Michal Simek ; leoyang...@nxp.com;
> sudeep.ho..
Add ZynqMP firmware SD tap delay macros and API for setting tap values.
Signed-off-by: Manish Narani
---
include/linux/firmware/xlnx-zynqmp.h | 29 -
1 file changed, 28 insertions(+), 1 deletion(-)
diff --git a/include/linux/firmware/xlnx-zynqmp.h
b/include/linux
-defined Tap Delay Values.
Signed-off-by: Manish Narani
---
drivers/firmware/xilinx/Makefile| 1 +
drivers/firmware/xilinx/zynqmp-tap-delays.c | 39 +
drivers/mmc/host/sdhci-of-arasan.c | 215
include/linux/firmware/xlnx-zynqmp.h| 4
Add a required property indicating the MIO Bank number for SDHCI
controller in ZynqMP.
Signed-off-by: Manish Narani
---
arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 2 ++
1 file changed, 2 insertions(+)
diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
Add documentation for MIO bank required property and Tap Delays optional
properties in devicetree bindings.
Signed-off-by: Manish Narani
---
.../devicetree/bindings/mmc/arasan,sdhci.txt | 19 +++
1 file changed, 19 insertions(+)
diff --git a/Documentation/devicetree
the property name
- Changed order of the patches : DT binding change -> driver change -> DT change
Manish Narani (4):
dt: bindings: Add SD tap value properties details for
'xlnx,zynqmp-8.9a'
firmware: xilinx: Add macros and API for SD tap delays
sdhci: arasan: Add support
Add ddrc memory controller node in dts. The size mentioned in dts is
0x3, because we need to access DDR_QOS INTR registers located at
0xFD090208 from this driver.
Signed-off-by: Manish Narani
---
arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 7 +++
1 file changed, 7 insertions(+)
diff --git
changes are also done for better readability.
Signed-off-by: Manish Narani
---
drivers/edac/Kconfig |2 +-
drivers/edac/synopsys_edac.c | 1054 +-
2 files changed, 937 insertions(+), 119 deletions(-)
diff --git a/drivers/edac/Kconfig b/drivers/edac
Add information of ZynqMP DDRC which reports the single bit errors that
are corrected and the double bit errors that are detected.
Signed-off-by: Manish Narani
---
.../bindings/memory-controllers/synopsys.txt | 27 ++
1 file changed, 22 insertions(+), 5 deletions
Add platform specific structures, so that we can add different IP
support later using quirks.
Signed-off-by: Manish Narani
---
drivers/edac/synopsys_edac.c | 78 +---
1 file changed, 59 insertions(+), 19 deletions(-)
diff --git a/drivers/edac
e unnecessary check for match data in probe() in (1/4)
- Some Indentation changes for better readability in (1/4) and (3/4)
- Removed repeated code in (3/4)
- Used 'zynq' and 'zynqmp' instead of 'synps_enh_edac' in function names
Manish Naran
channels for measuring
external voltages.
The voltage and temperature monitoring channels also have event
capability which allows to generate an interrupt when their value
falls below or raises above a set threshold.
Signed-off-by: Manish Narani
---
drivers/iio/adc/Kconfig | 10
Hi Felipe,
> From: Felipe Balbi [mailto:ba...@kernel.org]
> Sent: Wednesday, January 04, 2017 7:01 PM
> Hi,
>
> Manish Narani writes:
> > This patch adds support for OTG driver compilation and object file
> > creation
> >
> > Signed-off-by: Manish Narani
Hi Felipe,
> -Original Message-
> From: Felipe Balbi [mailto:ba...@kernel.org]
> Sent: Wednesday, January 04, 2017 7:03 PM
>
> Hi,
>
> Manish Narani writes:
> > This patch adds support for OTG host mode initialization in DWC3 host
> > driver. Before
Ping !!
-Original Message-
From: Manish Narani [mailto:manish.nar...@xilinx.com]
Sent: Thursday, December 15, 2016 1:24 PM
To: mathias.ny...@intel.com; gre...@linuxfoundation.org;
linux-...@vger.kernel.org; linux-kernel@vger.kernel.org
Cc: Anurag Kumar Vulisha ; Punnaiah Choudary Kalluri
planning to add DWC3 OTG
driver after this patch is added.
Please let me know your valuable suggestions on this.
Thanks,
Manish
-Original Message-
From: gre...@linuxfoundation.org [mailto:gre...@linuxfoundation.org]
Sent: Monday, January 02, 2017 2:53 PM
To: Manish Narani
Cc: Manish
101 - 200 of 254 matches
Mail list logo
